Transient current testing of 0.25 /spl mu/m CMOS devices
暂无分享,去创建一个
[1] R. Picos,et al. Transient current testing based on current (charge) integration , 1998, Proceedings 1998 IEEE International Workshop on IDDQ Testing (Cat. No.98EX232).
[2] Kaushik Roy,et al. Intrinsic leakage in low power deep submicron CMOS ICs , 1997, Proceedings International Test Conference 1997.
[3] Manoj Sachdev. Deep sub-micron I/sub DDQ/ testing: issues and solutions , 1997, Proceedings European Design and Test Conference. ED & TC 97.
[4] James F. Plusquellic,et al. Identification of defective CMOS devices using correlation and regression analysis of frequency domain transient signal data , 1997, Proceedings International Test Conference 1997.
[5] Wojciech Maly,et al. Toward understanding "Iddq-only" fails , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[6] Shyang-Tai Su,et al. Transient power supply current testing of digital CMOS circuits , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).
[7] Charles F. Hawkins,et al. IDDQ testing: A review , 1992, J. Electron. Test..
[8] J. Figueras,et al. Possibilities and limitations of I/sub DDQ/ testing in submicron CMOS , 1998 .
[9] Wojciech Maly,et al. Current signatures: application , 1997, Proceedings International Test Conference 1997.
[10] Joan Figueras,et al. Possibilities and limitations of IDDQ testing in submicron CMOS , 1998, IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B.
[11] M. Ray Mercer,et al. Iddq test: sensitivity analysis of scaling , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[12] Peter Janssen,et al. Defect detection with transient current testing and its potential for deep sub-micron CMOS ICs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[13] Shyang-Tai Su,et al. Testing of static random access memories by monitoring dynamic power supply current , 1992, J. Electron. Test..
[14] Shin'ichiro Mutoh,et al. 1V high-speed digital circuit technology with 0.5/spl mu/m multi-threshold CMOS , 1993, Sixth Annual IEEE International ASIC Conference and Exhibit.
[15] Tak H. Ning,et al. SOI for a 1-volt CMOS technology and application to a 512 Kb SRAM with 3.5 ns access time , 1993, Proceedings of IEEE International Electron Devices Meeting.
[16] Antoni Ferré,et al. I/sub DDQ/ characterization in submicron CMOS , 1997, Proceedings International Test Conference 1997.
[17] Zhongcheng Li,et al. IDDT Testing versus IDDQ Testing , 1998, J. Electron. Test..
[18] Carver Mead. Scaling of MOS technology to submicrometer feature sizes , 1994, J. VLSI Signal Process..
[19] James F. Plusquellic,et al. Digital integrated circuit testing using transient signal analysis , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[20] Tak H. Ning,et al. A room temperature 0.1 /spl mu/m CMOS on SOI , 1994 .