Electrical Performances of a Mounted Chip in a Plastic Package

An electrical modelling concept for high speed packages (f<;5 GHz) is proposed. Using an equivalent circuit of an assembled SO8 package, electrical performances are simulated. It is shown that the inductive path between the gound plane of the die and the main ground plane constitute a severe limitation at high frequency. Our modelling concept is applicable to any single chip package.

[1]  F. Ndagijimana,et al.  Frequency limitation on an assembled SO8 package , 1993, Proceedings of IEEE 43rd Electronic Components and Technology Conference (ECTC '93).

[2]  J. Chilo,et al.  Optimum computation of capacitance coefficients of multilevel interconnecting lines for advanced package , 1989 .