A new digital architecture of inverse function delayed neuron with the stochastic logic

In this paper, we present a new digital architecture of the neuron hardware that can be implemented using a field programmable gate array (FPGA). The proposed neuron applies a new inverse function delayed neuron model. In order to decrease the circuit area, we employ the stochastic logic. Because of the property of pseudoanalog operations of stochastic logic, the scale of a circuit is smaller than a conventional digital circuit. However, the stochastic logic requires the certain accumulation time for the more precise mean. Fortunately, the ID model of high-speed convergence remedies this shortcoming. The simulation experimental results show that the inverse function variance is related to the accumulation time, and this digital system can perform the associative memory.

[1]  Akio Ishiguro,et al.  An architecture of small-scaled neuro-hardware using probabilistically-coded pulse neurons , 2000, 2000 26th Annual Conference of the IEEE Industrial Electronics Society. IECON 2000. 2000 IEEE International Conference on Industrial Electronics, Control and Instrumentation. 21st Century Technologies.

[2]  Yoshihiro HAYAKAWA,et al.  Characteristics of Inverse Delayed Model for Neural Computation , 2002 .

[3]  Shigeo Sato,et al.  Hardware Implementation of a DBM Network with Non-monotonic Neurons , 2002 .

[4]  D. Hammerstrom,et al.  A VLSI architecture for high-performance, low-cost, on-chip learning , 1990, 1990 IJCNN International Joint Conference on Neural Networks.

[5]  Yasuji Sawada,et al.  Functional abilities of a stochastic logic neural network , 1992, IEEE Trans. Neural Networks.

[6]  Akio Ishiguro,et al.  An architecture of small‐scaled neuro‐hardware using probabilistically coded pulse neurons , 2002 .

[7]  Alan F. Murray,et al.  Asynchronous VLSI neural networks using pulse-stream arithmetic , 1988 .

[8]  Michael A. Shanblatt,et al.  Random noise effects in pulse-mode digital multilayer neural networks , 1995, IEEE Trans. Neural Networks.

[9]  J. J. Hopfield,et al.  “Neural” computation of decisions in optimization problems , 1985, Biological Cybernetics.

[10]  Shigeo Sato,et al.  Implementation of a new neurochip using stochastic logic , 2003, IEEE Trans. Neural Networks.

[11]  Hiroomi Hikawa.  Frequency-based multilayer neural network with on-chip learning and enhanced neuron characteristics , 1999, IEEE Trans. Neural Networks.

[12]  Michel Verleysen,et al.  Neural networks for high-storage content-addressable memory: VLSI circuit and learning algorithm , 1989 .

[13]  Thomas K. Miller,et al.  A digital architecture employing stochasticism for the simulation of Hopfield neural nets , 1989 .

[14]  Shun-ichi Amari,et al.  Learning Patterns and Pattern Sequences by Self-Organizing Nets of Threshold Elements , 1972, IEEE Transactions on Computers.