Translating systolic arrays into instruction systolic arrays
暂无分享,去创建一个
An instruction systolic array is a programmable systolic array. Instructions and mask bits are pumped through the array as well as data. It offers cost-benefit advantages over systolic arrays because one array can be used for multiple applications. This paper describes a method of translating systolic array programs into programs for instruction systolic arrays. The method is quite straightforward and can easily be automated. Two lemmas for optimizing instruction systolic array programs and three example programs are presented. We conclude with a description of future work.
[1] Manfred Kunde,et al. The instruction systolic array and its relation to other models of parallel computers , 1988, Parallel Comput..
[2] Dan I. Moldovan,et al. On the Analysis and Synthesis of VLSI Algorithms , 1982, IEEE Transactions on Computers.
[3] H. T. Kung. Why systolic architectures? , 1982, Computer.
[4] Charles E. Leiserson,et al. Area-Efficient VLSI Computation , 1983 .