Encoder Hardware Architecture for HEVC

In this chapter, an encoder hardware architecture design for HEVC is described. The system pipeline is first introduced followed by the design details of the different HEVC encoder modules such as inter prediction, intra prediction, mode decision, in-loop filters, and entropy coding. Finally, a sample test chip implementation result is presented as a reference.

[1]  Debin Zhao,et al.  Gradient based fast mode decision algorithm for intra prediction in HEVC , 2012, 2012 2nd International Conference on Consumer Electronics, Communications and Networks (CECNet).

[2]  Liang-Gee Chen,et al.  Survey on Block Matching Motion Estimation Algorithms and Architectures with New Results , 2006, J. VLSI Signal Process..

[3]  Jungyoup Yang,et al.  Fast intra mode decision of HEVC based on hierarchical structure , 2011, 2011 8th International Conference on Information, Communications & Signal Processing.

[4]  Jiun-In Guo,et al.  A 7mW-to-183mW Dynamic Quality-Scalable H.264 Video Encoder Chip , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  Chong-Min Kyung,et al.  Efficient CABAC Rate Estimation for H.264/AVC Mode Decision , 2010, IEEE Transactions on Circuits and Systems for Video Technology.

[6]  Chein-Wei Jen,et al.  On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture , 2002, IEEE Trans. Circuits Syst. Video Technol..

[7]  Anantha Chandrakasan,et al.  Cost and Coding Efficient Motion Estimation Design Considerations for High Efficiency Video Coding (HEVC) Standard , 2013, IEEE Journal of Selected Topics in Signal Processing.

[8]  Liang-Gee Chen,et al.  2.8 to 67.2mW Low-Power and Power-Aware H.264 Encoder for Mobile Applications , 2007, 2007 IEEE Symposium on VLSI Circuits.

[9]  Liang-Gee Chen,et al.  Single-iteration full-search fractional motion estimation for quad full HD H.264/AVC encoding , 2009, 2009 IEEE International Conference on Multimedia and Expo.

[10]  Liang-Gee Chen,et al.  Data Reuse Exploration for Low Power Motion Estimation Architecture Design in H.264 Encoder , 2008, J. Signal Process. Syst..

[11]  Liang-Gee Chen,et al.  Analysis and architecture design of variable block-size motion estimation for H.264/AVC , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Liang-Gee Chen,et al.  An H.264/AVC scalable extension and high profile HDTV 1080p encoder chip , 2008, 2008 IEEE Symposium on VLSI Circuits.

[13]  Munchurl Kim,et al.  Fast CU Splitting and Pruning for Suboptimal CU Partitioning in HEVC Intra Coding , 2013, IEEE Transactions on Circuits and Systems for Video Technology.

[14]  Liang-Gee Chen,et al.  Fully utilized and reusable architecture for fractional motion estimation of H.264/AVC , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[15]  Chuohao Yeo,et al.  Efficient Integer DCT Architectures for HEVC , 2014, IEEE Transactions on Circuits and Systems for Video Technology.

[16]  Tian-Sheuan Chang,et al.  A 242mW, 10mm2 1080p H.264/AVC high profile encoder chip , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[17]  Guilherme Corrêa,et al.  Complexity control of high efficiency video encoders for power-constrained devices , 2011, IEEE Transactions on Consumer Electronics.

[18]  Sergio Bampi,et al.  A memory aware and multiplierless VLSI architecture for the complete Intra Prediction of the HEVC emerging standard , 2012, 2012 19th IEEE International Conference on Image Processing.

[19]  Liang-Gee Chen,et al.  Level C+ data reuse scheme for motion estimation with corresponding coding orders , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[20]  Hsueh-Ming Hang,et al.  Fast mode decision algorithm for Residual Quadtree coding in HEVC , 2011, 2011 Visual Communications and Image Processing (VCIP).

[21]  David S. Taubman,et al.  Improved throughput arithmetic coder for JPEG2000 , 2004, 2004 International Conference on Image Processing, 2004. ICIP '04..

[22]  Liang-Gee Chen,et al.  Novel Configurable Architecture of ML-Decomposed Binary Arithmetic Encoder for Multimedia Applications , 2007, 2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[23]  Liang-Gee Chen,et al.  Scalable module-based architecture for MPEG-4 BMA motion estimation , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[24]  Liang-Gee Chen,et al.  Fast Algorithm and Architecture Design of Low-Power Integer Motion Estimation for H.264/AVC , 2007, IEEE Transactions on Circuits and Systems for Video Technology.

[25]  Javier D. Bruguera,et al.  Arithmetic coding architecture for H.264/AVC CABAC compression system , 2004 .

[26]  Jongho Kim,et al.  Adaptive Coding Unit early termination algorithm for HEVC , 2012, 2012 IEEE International Conference on Consumer Electronics (ICCE).

[27]  Grzegorz Pastuszak.  A high-performance architecture of arithmetic coder in JPEG2000 , 2004, 2004 IEEE International Conference on Multimedia and Expo (ICME) (IEEE Cat. No.04TH8763).

[28]  Madhukar Budagavi,et al.  Unified forward+inverse transform architecture for HEVC , 2012, 2012 19th IEEE International Conference on Image Processing.

[29]  Dake Liu,et al.  Accelerating CABAC encoding for multi-standard media with configurability , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.

[30]  Liang-Gee Chen,et al.  Cache-based integer motion/disparity estimation for quad-HD H.264/AVC and HD multiview video coding , 2009, 2009 IEEE International Conference on Acoustics, Speech and Signal Processing.

[31]  Liang-Gee Chen,et al.  A 212 MPixels/s 4096 $\times$ 2160p Multiview Video Encoder Chip for 3D/Quad Full HDTV Applications , 2010, IEEE Journal of Solid-State Circuits.

[32]  Wen Gao,et al.  Low Complexity Rate Distortion Optimization for HEVC , 2013, 2013 Data Compression Conference.

[33]  Liang-Gee Chen,et al.  A 1.3TOPS H.264/AVC single-chip encoder for HDTV applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[34]  Satoshi Goto,et al.  A high-performance CABAC encoder architecture for HEVC and H.264/AVC , 2013, 2013 IEEE International Conference on Image Processing.

[35]  Satoshi Goto,et al.  A 4320p 60fps H.264/AVC intra-frame encoder chip with 1.41Gbins/s CABAC , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[36]  Yongdong Zhang,et al.  Highly parallel mode decision method for HEVC , 2013, 2013 Picture Coding Symposium (PCS).

[37]  Kiho Choi,et al.  Early TU decision method for fast video encoding in high efficiency video coding , 2012 .

[38]  Liang-Gee Chen,et al.  A 1062Mpixels/s 8192×4320p High Efficiency Video Coding (H.265) encoder chip , 2013, 2013 Symposium on VLSI Circuits.

[39]  Dongsheng Wang,et al.  Fully pipelined DCT/IDCT/Hadamard unified transform architecture for HEVC Codec , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[40]  Yu-Wei Chang,et al.  High performance two-symbol arithmetic encoder in JPEG 2000 , 2004, IEEE International Symposium on Consumer Electronics, 2004.