Specification and design of a new memory fault simulator

This paper presents a new fault simulator architecture for RAM memories. The key features of the proposed tool are: (1) user-definable fault models, test algorithm, and memory architecture; (2) very fast simulation algorithm; (3) ability to compute the coverage of any provided test sequence with respect to a user-defined set of fault models, and to eliminate redundant operations; (4) assessment of the power consumption generated by the test application. Moreover, the tool is able to modify the test algorithm in order to guarantee the compliance to user-defined power consumption constraints.

[1]  Helmut Jürgensen,et al.  A model for sequential machine testing and diagnosis , 1992, J. Electron. Test..

[2]  Bruce F. Cockburn,et al.  Detection of coupling faults in RAMs , 1990, J. Electron. Test..

[3]  Ad J. van de Goor,et al.  Generating march tests automatically , 1994, Proceedings., International Test Conference.

[4]  Alfredo Benso,et al.  An optimal algorithm for the automatic generation of March tests , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[5]  Markus Huebl,et al.  Power analysis of DRAMs , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).

[6]  Cheng-Wen Wu,et al.  RAMSES: a fast memory fault simulator , 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99).

[7]  Ad J. van de Goor,et al.  Simulation and development of short transparent tests for RAM , 2001, Proceedings 10th Asian Test Symposium.

[8]  Elizabeth M. Rudnick,et al.  Diagnostic testing of embedded memories based on output tracing , 2000, Records of the IEEE International Workshop on Memory Technology, Design and Testing.

[9]  Said Hamdioui,et al.  March SS: a test for all static simple RAM faults , 2002, Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002).

[10]  M. F.,et al.  Bibliography , 1985, Experimental Gerontology.

[11]  Matteo Fischetti,et al.  A Heuristic Algorithm for the Set Covering Problem , 1996, IPCO.

[12]  Sreejit Chakravarty,et al.  A new framework for generating optimal March tests for memory arrays , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[13]  Gordon E. Moore,et al.  Progress in digital integrated electronics , 1975 .

[14]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .