论文信息 - A subnanosecond Josephson 16-bit ALU

A subnanosecond Josephson 16-bit ALU

The design and characteristics of a Nb based Josephson 16-bit arithmetic logic unit (ALU) for use as a major component of a practical Josephson microprocessor are discussed. The ALU has 900 gates and uses dual-rail logic to perform 12 functions. One of the simplest algorithms, the ripple-carry method, is used. Experiments confirmed that ALU functions operated correctly. The critical path delay time was 860 ps for a 10.1-mW power dissipation. Average values estimated from experiments are 9.2 ps for the gate delay and 113 mu W for the gate power dissipation. The results demonstrate that development of a Josephson microprocessor is feasible. >

S. Kotani | N. Fujimaki | T. Imamura | S. Hasuo

[1] H. Huggins,et al. High quality refractory Josephson tunnel junctions utilizing thin aluminum layers , 1983 .

[2] A. Shoji,et al. High quality Nb/Al‐AlOx/Nb Josephson junction , 1985 .

[3] A. Shoji,et al. An integration of all refractory Josephson logic LSI circuit , 1985 .

[4] S. Kotani,et al. 9 ps Gate Delay Josephson OR Gate with Modified Variable Threshold Logic , 1985 .

[5] U. Kawabe,et al. A 4b × 4b multiplier and 3b counter in Josephson threshold logic , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6] Shinya Hasuo,et al. Self‐aligned contact process for Nb/Al‐AlOx/Nb Josephson junctions , 1986 .

[7] A High Speed Josephson 2-bit ALU Circuit Fabricated with Nb/Al-Oxide/Nb Junctions , 1986 .

[8] S. Kotani,et al. Ultrahigh-speed logic gate family with Nb/Al-AlOx/Nb Josephson junctions , 1986, IEEE Transactions on Electron Devices.

[9] S. Kotani,et al. A 3.3-ps Josephson or gate with Niobium junctions , 1986, 1986 International Electron Devices Meeting.

[10] S. Kotani,et al. Josephson 8-bit shift register , 1987 .

[11] N. Fujimaki,et al. Feasibility of an ultra-high-speed Josephson multiplier , 1987 .