Fractals and device performance variability: The key role of roughness in micro and nanofabrication

Nano and micro-fabrication processes generate patterns with rough surfaces. This roughness becomes a significant fraction of pattern dimensions as feature size scales down and starts to affect surface properties and device performance. It has been shown that in most times surface roughness exhibits scale-limited fractal behavior which is characterized by the fractal dimension. Up to now, fractal dimension has been related to the physicochemical properties of open surfaces. Here, we examine its effects on the performance variability of devices incorporating features with rough surfaces. It is shown that when the feature dimension which is parallel to rough surface becomes lower than about 10 times the surface correlation length then the decrease of rms roughness is followed by an increase in the variability of feature dimension perpendicular to rough surface. Both dependencies are determined by the value of the fractal dimension, which means that fractal dimension controls the impact of roughness on the variability of device dimensions and hence performance. We demonstrate the role of fractal dimension in device variability, by examining the impact of the gate sidewall roughness on the leakage current of planar MOSFET devices.

[1]  Atsuko Yamaguchi,et al.  Metrology of LER: influence of line-edge roughness (LER) on transistor performance , 2004, SPIE Advanced Lithography.

[2]  David Van Steenwinckel,et al.  Lithographic importance of acid diffusion in chemically amplified resists , 2005, SPIE Advanced Lithography.

[3]  Kouichirou Tsujita,et al.  Influence of line-edge roughness on MOSFET devices with sub-50-nm gates , 2004, SPIE Advanced Lithography.

[4]  J.C.S. Woo,et al.  TCAD-based statistical analysis and modeling of gate line-edge roughness effect on nanoscale MOS transistor performance and scaling , 2004, IEEE Transactions on Semiconductor Manufacturing.

[5]  D. Quéré Wetting and Roughness , 2008 .

[6]  George P. Patsis,et al.  Integrated simulation of line-edge roughness (LER) effects on sub-65nm transistor operation: From lithography simulation, to LER metrology, to device operation , 2006, SPIE Advanced Lithography.

[7]  E. Gogolides,et al.  Line edge roughness and critical dimension variation: Fractal characterization and comparison using model functions , 2004 .

[8]  Evangelos Gogolides,et al.  Effects of different processing conditions on line-edge roughness for 193-nm and 157-nm resists , 2004, SPIE Advanced Lithography.

[9]  Jose Alvarez-Ramirez,et al.  Correlation of optical properties with the fractal microstructure of black molybdenum coatings , 2010 .

[10]  Costas J. Spanos,et al.  Comparative study of line width roughness (LWR) in next-generation lithography (NGL) processes , 2010, Advanced Lithography.

[11]  Chaitali Chakrabarti,et al.  Random variability modeling and its impact on scaled CMOS circuits , 2010 .

[12]  Edmondo Battista,et al.  Cells preferentially grow on rough substrates. , 2010, Biomaterials.

[13]  Evangelos Gogolides,et al.  Correlation length and the problem of line width roughness , 2007, SPIE Advanced Lithography.

[14]  N. Gayathri,et al.  Effect of self-affine fractal characteristics of surfaces on wetting , 2008, 0808.1620.

[15]  Bin Yu,et al.  Short-channel effect improved by lateral channel-engineering in deep-submicronmeter MOSFET's , 1997 .

[16]  Yunfei Deng,et al.  Modeling and characterization of contact-edge roughness for minimizing design and manufacturing variations in 32-nm node standard cell , 2010, Advanced Lithography.

[17]  Abdelkarim Mercha,et al.  Impact of line width roughness on device performance , 2006, SPIE Advanced Lithography.

[18]  A. Asenov,et al.  Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness , 2003 .

[19]  A. Barabasi,et al.  Fractal concepts in surface growth , 1995 .

[20]  Ingve Simonsen,et al.  Optics of surface disordered systems , 2010 .

[21]  Hyun-Woo Kim,et al.  Experimental investigation of the impact of LWR on sub-100-nm device performance , 2004, IEEE Transactions on Electron Devices.

[22]  C.H. Diaz,et al.  An experimentally validated analytical model for gate line-edge roughness (LER) effects on technology scaling , 2001, IEEE Electron Device Letters.

[23]  D Reid,et al.  Understanding LER-Induced MOSFET $V_{T}$ Variability—Part I: Three-Dimensional Simulation of Large Statistical Samples , 2010, IEEE Transactions on Electron Devices.

[24]  Evangelos Gogolides,et al.  Characterization and modeling of line width roughness (LWR) , 2005, SPIE Advanced Lithography.

[25]  J. Wortman,et al.  Investigation of roughened silicon surfaces using fractal analysis. II. Chemical etching, rapid thermal chemical vapor deposition, and thermal oxidation , 1994 .

[26]  David J. Whitehouse,et al.  Surfaces and their Measurement , 2002 .