Mapping multiple applications onto 3D NoC-based MPSoCs supporting wireless links

Three-dimensional integrated circuits (3D ICs) are suitable alternatives to traditional two-dimensional (2D) ICs by leveraging its advantage of better performance and packaging; therefore, they have been highly considered by researchers. On the other hand, emerging network-on-chip (NoC) based many-core chips provides great potential for running multiple applications simultaneously. However, using this approach leads to the increase of the interference between applications, resulting in lowering the performance of each application. Hence, mapping tasks belonging to various applications onto the nodes of an architecture is a very important issue. In this study, based on partitioning concept, a novel methodology for mapping of multiple applications at run-time onto an irregular wireless 3D NoC-based multiprocessor system-on-chip (MPSoC) platform in which more than one task can be supported by each processing element (PE) was presented. In the second algorithm (enhanced irregular-partitioning best neighbor), according to the number of applications running simultaneously, the partitioning of network will be dynamically changed to minimize the communication overhead and congestion on the NoC that leads to more efficient task mapping. The simulation results reveal that the second proposed algorithm (enhanced IPBN) in comparison with NPBN (non-partitioning best neighbor) algorithm and our first proposed algorithm (basic IPBN) enhances the performance by decreasing the total execution time, average hop count, average channel load and energy consumption.

[1]  Wenhua Dou,et al.  Performance analysis of wireless 3D network on chip , 2012, 2012 International Symposium on Instrumentation & Measurement, Sensor Network and Automation (IMSNA).

[2]  Petru Eles,et al.  Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[3]  Hamid R. Arabnia,et al.  Parallel stereocorrelation on a reconfigurable multi-ring network , 1996, The Journal of Supercomputing.

[4]  Partha Pratim Pande,et al.  Performance evaluation of wireless NoCs in presence of irregular network routing strategies , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[5]  Juha Plosila,et al.  Mapping multiple applications with unbounded and bounded number of cores on many-core networks-on-chip , 2013, Microprocess. Microsystems.

[6]  Luca Benini,et al.  SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[7]  Radu Marculescu,et al.  Energy-aware mapping for tile-based NoC architectures under performance constraints , 2003, ASP-DAC '03.

[8]  Amit Kumar Singh,et al.  Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms , 2010, J. Syst. Archit..

[9]  Radu Marculescu,et al.  Low-latency wireless 3D NoCs via randomized shortcut chips , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[10]  Hamid R. Arabnia,et al.  Fast Operations on Raster Images with SIMD Machine Architectures , 1986, Comput. Graph. Forum.

[11]  Ney Laert Vilar Calazans,et al.  Evaluation of static and dynamic task mapping algorithms in NoC-based MPSoCs , 2009, 2009 International Symposium on System-on-Chip.

[12]  Alois Knoll,et al.  Energy-Aware Task Allocation for Network-on-Chip Based Heterogeneous Multiprocessor Systems , 2011, 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing.

[13]  Fernando Gehm Moraes,et al.  Energy-aware dynamic task mapping for NoC-based MPSoCs , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[14]  Hamid R. Arabnia,et al.  A Reversible Programmable Logic Array (RPLA) Using Fredkin and Feynman Gates for Industrial Electronics and Applications , 2006, CDES.

[15]  Olav Lysne,et al.  Routing for the asi fabric manager , 2006, IEEE Communications Magazine.

[16]  Hamid R. Arabnia,et al.  Combined Integer and Floating Point Multiplication Architecture(CIFM) for FPGAs and Its Reversible Logic Implementation , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[17]  David Z. Pan,et al.  A3MAP: Architecture-Aware Analytic Mapping for Networks-on-Chip , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[18]  S.M. Bhandarkar,et al.  The Hough Transform on a Reconfigurable Multi-Ring Network , 1995, J. Parallel Distributed Comput..

[19]  Fernando Gehm Moraes,et al.  Dynamic Task Mapping for MPSoCs , 2010, IEEE Design & Test of Computers.

[20]  Hamid R. Arabnia,et al.  A Reconfigurable Architecture for Image Processing and Computer Vision , 1995, Int. J. Pattern Recognit. Artif. Intell..

[21]  Hamid R. Arabnia,et al.  Parallel Edge-Region-Based Segmentation Algorithm Targeted at Reconfigurable MultiRing Network , 2003, The Journal of Supercomputing.

[22]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[23]  Andrew B. Kahng,et al.  ORION 2.0: A Power-Area Simulator for Interconnection Networks , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Olav Lysne,et al.  Layered routing in irregular networks , 2006, IEEE Transactions on Parallel and Distributed Systems.

[25]  Partha Pratim Pande,et al.  Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation , 2009, IEEE Transactions on Computers.

[26]  E. Carvalho,et al.  Congestion-aware task mapping in heterogeneous MPSoCs , 2008, 2008 International Symposium on System-on-Chip.

[27]  Ahmed Ben Achballah,et al.  A Survey of Network-On-Chip Tools , 2013, ArXiv.

[28]  Hannu Tenhunen,et al.  Optimal placement of vertical connections in 3D Network-on-Chip , 2013, J. Syst. Archit..

[29]  Tao Jin,et al.  Wireless network-on-chip: a survey , 2014 .

[30]  Radu Marculescu,et al.  A case for wireless 3D NoCs for CMPs , 2013, 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC).

[31]  Zhen Zhang,et al.  An inductive-coupling interconnected application-specific 3D NoC design , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[32]  Daisuke Sasaki,et al.  3D NoC with Inductive-Coupling Links for Building-Block SiPs , 2014, IEEE Transactions on Computers.

[33]  Nader Bagherzadeh,et al.  From UML specifications to mapping and scheduling of tasks into a NoC, with reliability considerations , 2013, J. Syst. Archit..

[34]  Hamid R. Arabnia,et al.  The REFINE Multiprocessor - Theoretical Properties and Algorithms , 1995, Parallel Comput..

[35]  H.R. Arabnia,et al.  A Transputer Network for Fast Operations on Digitised Images , 1989, Comput. Graph. Forum.

[36]  Hamid R. Arabnia,et al.  A distributed stereocorrelation algorithm , 1995, Proceedings of Fourth International Conference on Computer Communications and Networks - IC3N'95.

[37]  Bin Xie,et al.  Packet Triggered Prediction Based Task Migration for Network-on-Chip , 2012, 2012 20th Euromicro International Conference on Parallel, Distributed and Network-based Processing.

[38]  Hamid R. Arabnia,et al.  Arbitrary Rotation of Raster Images with SIMD Machine Architectures , 1987, Comput. Graph. Forum.

[39]  Hamid R. Arabnia,et al.  A Transputer Network for the Arbitrary Rotation of Digitised Images , 1987, Comput. J..

[40]  Kiyoung Choi,et al.  3D network-on-chip with wireless links through inductive coupling , 2011, 2011 International SoC Design Conference.

[41]  Klaus Hofmann,et al.  Fast and optimized task allocation method for low vertical link density 3-Dimensional Networks-on-Chip based many core systems , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[42]  Hannu Tenhunen,et al.  Cluster-based topologies for 3D Networks-on-Chip using advanced inter-layer bus architecture , 2013, J. Comput. Syst. Sci..

[43]  Hamid R. Arabnia,et al.  A Parallel Algorithm for the Arbitrary Rotation of Digitized Images Using Process-and-Data-Decomposition Approach , 1990, J. Parallel Distributed Comput..

[44]  Andreas Herkersdorf,et al.  Virtualized and fault-tolerant inter-layer-links for 3D-ICs , 2013, Microprocess. Microsystems.

[45]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.