Output-Capacitor-Free Adaptively Biased Low-Dropout Regulator for System-on-Chips

A high-precision low-voltage adaptively biased (AB) low-dropout regulator (LDR) with extended loop bandwidth is proposed. The multistage output-capacitor-free LDR is stabilized by Miller compensation and Q-reduction techniques to reduce the required minimum load current. Adaptive biasing is achieved by using direct current feedback from a simple current mirror. The dynamics of both the main feedback loop (MFL) and the adaptive biasing loop are thoroughly analyzed. Tradeoffs between the adaptive biasing factor and the MFL stability are discussed. The AB LDR is designed using a standard 0.35- ¿m CMOS technology ( Vtn ¿ 0.52 V and Vtp ¿ -0.72 V). The output is 1.0 V, which delivers a maximum current of 100 mA. The minimum input voltage is 1.2 V, and the minimum load current required is reduced to 50 ¿A . Extensive simulation results verify that the proposed LDR achieves high loop bandwidth, fast line and load transient responses, high power supply rejection, and low output impedance.

[1]  Ka Nang Leung,et al.  Development of Single-Transistor-Control LDO Based on Flipped Voltage Follower for SoC , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Wing-Hung Ki,et al.  A 0.9V 0.35 μm Adaptively Biased CMOS LDO Regulator with Fast Transient Response , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Tsz Yin Man,et al.  A High Slew-Rate Push–Pull Output Amplifier for Low-Quiescent Current Low-Dropout Regulators With Transient-Response Improvement , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[5]  Wing-Hung Ki,et al.  Component-Efficient Multiphase Switched-Capacitor DC–DC Converter With Configurable Conversion Ratios for LCD Driver Applications , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Gabriel A. Rincon-Mora,et al.  A low-voltage, low quiescent current, low drop-out regulator , 1998, IEEE J. Solid State Circuits.

[7]  Chenchang Zhan,et al.  A high-precision low-voltage low dropout regulator for SoC with adaptive biasing , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[8]  Ka Nang Leung,et al.  A Low-Dropout Regulator for SoC With $Q$-Reduction , 2007, IEEE Journal of Solid-State Circuits.

[9]  K. Leung,et al.  A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation , 2003, IEEE J. Solid State Circuits.

[10]  Chenchang Zhan,et al.  A low dropout regulator for SoC with high power supply rejection and low quiescent current , 2009, Proceedings of the 2009 12th International Symposium on Integrated Circuits.

[11]  Chi-Ying Tsui,et al.  Adaptively-biased capacitor-less CMOS low dropout regulator with direct current feedback , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[12]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[13]  Vishnu Balan.  A low-voltage regulator circuit with self-bias to improve accuracy , 2003 .

[14]  H.J. De Man,et al.  Adaptive biasing CMOS amplifiers , 1982, IEEE Journal of Solid-State Circuits.

[15]  Brian Hu,et al.  A Highly Integrated Power Management IC for Advanced Mobile Applications , 2006, IEEE Custom Integrated Circuits Conference 2006.

[16]  Hoi Lee,et al.  Design of low-power analog drivers based on slew-rate enhancement circuits for CMOS low-dropout regulators , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  Ahmed Amer,et al.  A 25mA 0.13µm CMOS LDO regulator with power-supply rejection better than −56dB up to 10MHz using a feedforward ripple-cancellation technique , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[18]  Mohammad A. Al-Shyoukh,et al.  A Transient-Enhanced Low-Quiescent Current Low-Dropout Regulator With Buffer Impedance Attenuation , 2007, IEEE Journal of Solid-State Circuits.