Mixed-Domain Adaptive Blind Correction of High-Resolution Time-Interleaved ADCs
暂无分享,去创建一个
[1] Chun-Cheng Huang,et al. A CMOS 6-Bit 16-GS/s Time-Interleaved ADC Using Digital Background Calibration Techniques , 2011, IEEE Journal of Solid-State Circuits.
[2] W. Black,et al. Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[3] Stephen H. Lewis,et al. A Four-Channel Time-Interleaved ADC With Digital Calibration of Interchannel Timing and Memory Errors , 2010, IEEE Journal of Solid-State Circuits.
[4] Christian Vogel,et al. Adaptive Blind Background Calibration of Polynomial-Represented Frequency Response Mismatches in a Two-Channel Time-Interleaved ADC , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.
[5] P.J. Hurst,et al. A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[6] Kenneth W. Martin,et al. A Background Sample-Time Error Calibration Technique Using Random Data for Wide-Band High-Resolution Time-Interleaved ADCs , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.
[7] Bernard C. Levy,et al. Blind Calibration of Timing Offsets for Four-Channel Time-Interleaved ADCs , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.
[8] Gregory W. Wornell,et al. Blind Calibration of Timing Skew in Time-Interleaved Analog-to-Digital Converters , 2009, IEEE Journal of Selected Topics in Signal Processing.
[9] P. Hurst,et al. A digital background calibration technique for time-interleaved analog-to-digital converters , 1998, IEEE J. Solid State Circuits.
[10] Masanori Furuta,et al. All-Digital Background Calibration Technique for Time-Interleaved ADC Using Pseudo Aliasing Signal , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.
[11] Håkan Johansson,et al. Time-interleaved analog-to-digital converters: status and future directions , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[12] S. Mitra,et al. Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer , 1991 .
[13] Bernard C. Levy,et al. Adaptive blind calibration of timing offset and gain mismatch for two-channel time-interleaved ADCs , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.
[14] Stephen H. Lewis,et al. Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[15] E. Iroaga,et al. A background correction technique for timing errors in time-interleaved analog-to-digital converters , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[16] Huawen Jin,et al. A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs , 2000 .
[17] Upamanyu Madhow,et al. Blind correction of gain and timing mismatches for a two-channel time-interleaved analog-to-digital converter: experimental verification , 2005, 2006 IEEE International Symposium on Circuits and Systems.
[18] Haruo Kobayashi,et al. Explicit analysis of channel mismatch effects in time-interleaved ADC systems , 2001 .
[19] Fredrik Gustafsson,et al. Blind adaptive equalization of mismatch errors in a time-interleaved A/D converter system , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[20] Upamanyu Madhow,et al. Blind Correction of Gain and Timing Mismatches for a Two-Channel Time-Interleaved Analog-to-Digital Converter , 2005, ASILOMAR 2005.
[21] Jean-François Naviner,et al. Mixed-Signal Clock-Skew Calibration Technique for Time-Interleaved ADCs , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[22] A. Montijo,et al. A 20 GS/s 8 b ADC with a 1 MB memory in 0.18 /spl mu/m CMOS , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[23] U. Madhow,et al. Comprehensive digital correction of mismatch errors for a 400-msamples/s 80-dB SFDR time-interleaved analog-to-digital converter , 2005, IEEE Transactions on Microwave Theory and Techniques.