Built-in aging monitoring for safety-critical applications

Complex electronic systems for safety or mission-critical applications (automotive, space) must operate for many years in harsh environments. Reliability issues are worsening with device scaling down, while performance and quality requirements are increasing. One of the key reliability issues is to monitor long-term performance degradation due to aging in such harsh environments. For safe operation, or for preventive maintenance, it is desirable that such monitoring may be performed on chip. On-line built-in aging sensors (activated from time to time) can be an adequate solution for this problem. The purpose of this paper is to present a novel methodology for electronic systems aging monitoring, and to introduce a new architecture for an aging sensor. Aging monitoring is carried out by observing the degrading timing response of the digital system. The proposed solution takes into account power supply voltage and temperature variations and allows several levels of failure prediction. Simulation results are presented, that ascertain the usefulness of the proposed methodology.

[1]  Yu Cao,et al.  The Impact of NBTI on the Performance of Combinational and Sequential Circuits , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[2]  Helmut Lang,et al.  DFT Architecture for Automotive Microprocessors using On-Chip Scan Compression supporting Dual Vendor ATPG , 2008, 2008 IEEE International Test Conference.

[3]  Bogdan M. Wilamowski,et al.  A radiation-hard phase-locked loop , 2003, 2003 IEEE International Symposium on Industrial Electronics ( Cat. No.03TH8692).

[4]  Bo Yang,et al.  Optimized Circuit Failure Prediction for Aging: Practicality and Promise , 2008, 2008 IEEE International Test Conference.

[5]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[6]  L.T. Clark,et al.  The Impact of Total Ionizing Dose on Unhardened SRAM Cell Margins , 2008, IEEE Transactions on Nuclear Science.

[7]  Zhenyu Qi,et al.  NBTI resilient circuits using adaptive body biasing , 2008, GLSVLSI '08.

[8]  Kaushik Roy,et al.  NBTI induced performance degradation in logic and memory circuits: how effectively can we approach a reliability solution? , 2008, 2008 Asia and South Pacific Design Automation Conference.

[9]  Yu Cao,et al.  An efficient method to identify critical gates under circuit aging , 2007, ICCAD 2007.

[10]  M.D. Berg,et al.  Compendium of Total Ionizing Dose Results and Displacement Damage Results for Candidate Spacecraft Electronics for NASA , 2006, 2006 IEEE Radiation Effects Data Workshop.

[11]  L.T. Clark,et al.  A 130-nm RHBD SRAM With High Speed SET and Area Efficient TID Mitigation , 2007, IEEE Transactions on Nuclear Science.

[12]  J. W. McPherson,et al.  Reliability challenges for 45nm and beyond , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[13]  S. Natarajan,et al.  Impact of negative bias temperature instability on digital circuit reliability , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[14]  Ming Zhang,et al.  Circuit Failure Prediction and Its Application to Transistor Aging , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[15]  C. Poivey,et al.  Compendium of Current Total Ionizing Dose Results and Displacement Damage Results for Candidate Spacecraft Electronics for NASA , 2007, 2007 IEEE Radiation Effects Data Workshop.

[16]  Yu Cao,et al.  Modeling and minimization of PMOS NBTI effect for robust nanometer design , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[17]  João Paulo Teixeira,et al.  Time Management for Low-Power Design of Digital Systems , 2008, J. Low Power Electron..

[18]  Cristiano Lazzari,et al.  Transistor level automatic layout generator for non-complementary CMOS cells , 2007, 2007 IFIP International Conference on Very Large Scale Integration.