A High TCMRR, Inherently Charge Balanced Bidirectional Front-End for Multichannel Closed-Loop Neuromodulation

This paper describes a multichannel bidirectional front-end for implantable closed-loop neuromodulation. Stimulation artefacts are reduced by way of a 4-channel H-bridge current source sharing stimulator front-end that minimizes residual charge drops in the electrodes via topology-inherent charge balancing. A 4-channel chopper front-end is capable of multichannel recording in the presence of artefacts as a result of its high total common-mode rejection ratio (TCMRR) that accounts for CMRR degradation due to electrode mismatch. Experimental verification of a prototype fabricated in a standard 180 nm process shows a stimulator front-end with 0.059% charge balance and 0.275 nA DC current error. The recording front-end consumes 3.24 µW, tolerates common-mode interference up to 1 Vpp and shows a TCMRR > 66 dB for 500 mVpp inputs.

[1]  Michael P. Flynn,et al.  A Bidirectional Neural Interface Circuit With Active Stimulation Artifact Cancellation and Cross-Channel Common-Mode Noise Suppression , 2016, IEEE Journal of Solid-State Circuits.

[2]  Mohsen Mollazadeh,et al.  A Bidirectional Neural Interface IC With Chopper Stabilized BioADC Array and Charge Balanced Stimulator , 2016, IEEE Transactions on Biomedical Circuits and Systems.

[3]  Yong Ping Xu,et al.  A Low-Power, High CMRR Neural Amplifier System Employing CMOS Inverter-Based OTAs With CMFB Through Supply Rails , 2016, IEEE Journal of Solid-State Circuits.

[4]  Timothy H. Lucas,et al.  Design of a Closed-Loop, Bidirectional Brain Machine Interface System With Energy Efficient Neural Feature Extraction and PID Control , 2017, IEEE Transactions on Biomedical Circuits and Systems.

[5]  Mahboubeh Parastarfeizabadi,et al.  Advances in closed-loop deep brain stimulation devices , 2017, Journal of NeuroEngineering and Rehabilitation.

[6]  Peter Single,et al.  Cause of Pulse Artefacts Inherent to the Electrodes of Neuromodulation Implants , 2018, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[7]  Elad Alon,et al.  A 2.7- $\mu$ W Neuromodulation AFE With 200 mVpp Differential-Mode Stimulus Artifact Canceler Including On-Chip LMS Adaptation , 2018, IEEE Solid-State Circuits Letters.

[8]  Kofi A. A. Makinwa,et al.  A 1.8 $\mu$ W 60 nV$/\surd$ Hz Capacitively-Coupled Chopper Instrumentation Amplifier in 65 nm CMOS for Wireless Sensor Nodes , 2011, IEEE Journal of Solid-State Circuits.

[9]  Sheng-Fu Liang,et al.  A Fully Integrated 16-Channel Closed-Loop Neural-Prosthetic CMOS SoC With Wireless Power and Bidirectional Data Telemetry for Real-Time Efficient Human Epileptic Seizure Control , 2018, IEEE Journal of Solid-State Circuits.

[10]  Jan M. Rabaey,et al.  An implantable 700μW 64-channel neuromodulation IC for simultaneous recording and stimulation with rapid artifact recovery , 2017, 2017 Symposium on VLSI Circuits.

[11]  Zoran Nenadic,et al.  Characterization of Stimulation Artifact Behavior in Simultaneous Electrocorticography Grid Stimulation and Recording , 2018, 2018 40th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC).

[12]  Ramesh Harjani,et al.  Partial positive feedback for gain enhancement of low-power CMOS otas , 1995 .

[13]  Wenlong Jiang,et al.  A 0.338 cm3, Artifact-Free, 64-Contact Neuromodulation Platform for Simultaneous Stimulation and Sensing , 2019, IEEE Transactions on Biomedical Circuits and Systems.