An 800 MS/s Dual-Residue Pipeline ADC in 40 nm CMOS

This paper presents a 12-bit dual-residue pipeline ADC allowing the use of low gain and low bandwidth residue amplifiers to achieve 59 dB peak SNDR at 800 MSample/s. The dual-residue architecture is insensitive to the open-loop gain and the bandwidth of the residue amplifiers. However, their offset limits the accuracy of the entire ADC and therefore a background offset calibration technique was implemented. The high sampling speed was obtained through four times interleaving, requiring gain and offset calibration between the interleaved ADC lanes. The ADC was realized in a standard 40 nm CMOS technology, operates from a dual 1 V/2.5 V power supply, utilizes an input range of 1.2 V peak-to-peak differential, and consumes 105 mW.

[1]  M. Vertregt,et al.  A 1.35 GS/s, 10b, 175 mW time-interleaved AD converter in 0.13 μm CMOS , 2007, 2007 IEEE Symposium on VLSI Circuits.

[2]  T. L. Sculley,et al.  A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A/D converter , 2002 .

[3]  D. Richard Brown,et al.  Digital Background-Calibration Algorithm for “Split ADC” Architecture , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  S. Hisano,et al.  A two-residue architecture for multistage ADCs , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[5]  Michiel Steyaert,et al.  Speed-power-accuracy tradeoff in high-speed CMOS ADCs , 2002 .

[6]  Deog-Kyoon Jeong,et al.  A 30mW 8b 200MS/s pipelined CMOS ADC using a switched-opamp technique , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[7]  Claudio Nani,et al.  A 480mW 2.6GS/s 10b 65nm CMOS time-interleaved ADC with 48.5dB SNDR up to Nyquist , 2011, 2011 IEEE International Solid-State Circuits Conference.

[8]  R. Remmers,et al.  A 3.3 V 10 b 25 Msample/s two-step ADC in 0.35 /spl mu/m CMOS , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[9]  D. Draxelmayr,et al.  A 6b 600MHz 10mW ADC array in digital 90nm CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[10]  F. Kuttner,et al.  A 6-bit 1.2-GS/s low-power flash-ADC in 0.13-/spl mu/m digital CMOS , 2005, IEEE Journal of Solid-State Circuits.

[11]  B. Murmann,et al.  A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[12]  M. Vertregt,et al.  A 2.5-V 12-b 54-Msample/s 0.25-μm CMOS ADC in 1-mm2 with mixed-signal chopping and calibration , 2001, IEEE J. Solid State Circuits.

[13]  Ying-Hsi Lin,et al.  An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[14]  Bram Nauta,et al.  A 1.35 GS/s, 10 b, 175 mW Time-Interleaved AD Converter in 0.13 µm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[15]  Rudy Van De Plassche.  Integrated analog-to-digital and digital-to-analog converters / Rudy Van De Plassche , 1994 .

[16]  Jan Mulder,et al.  A 21-mW 8-b 125-MSample/s ADC in 0.09-mm2 0.13-μm CMOS , 2004 .

[17]  Claudio Nani,et al.  A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[18]  Seung-Chul Lee,et al.  A 10b 205MS/s 1mm2 90nm CMOS Pipeline ADC for Flat-Panel Display Applications , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[19]  Stephen H. Lewis,et al.  A 10-b 20-Msample/s analog-to-digital converter , 1992 .

[20]  H. van der Ploeg,et al.  A 3.3 V 10 b 25 Msample/s two-step ADC in 0.35 μm CMOS , 1999 .

[21]  Ya-Lun Yang,et al.  A 1V 11b 200MS/s Pipelined ADC with Digital Background Calibration in 65nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[22]  Pier Andrea Francese,et al.  A 1.8V 1.0GS/s 10b self-calibrating unified-folding-interpolating ADC with 9.1 ENOB at Nyquist frequency , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[23]  Ian Galton.  Digital cancellation of D/A converter noise in pipelined A/D converters , 2000 .

[24]  Jingbo Wang,et al.  A 1GS/s 11b Time-Interleaved ADC in 0.13/spl mu/m CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[25]  Frank M. L. van der Goes,et al.  A 21-mW 8-b 125-MSample/s ADC in 0.09-mm/sup 2/ 0.13-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.

[26]  Behzad Razavi,et al.  A 12-Bit 200-MHz CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.

[27]  B. Razavi,et al.  A 10-Bit 500-MS/s 55-mW CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.

[28]  Betty Salzberg,et al.  Access methods , 1996, CSUR.

[29]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[30]  F. Tsay,et al.  A 16-bit 65-MS/s 3.3-V pipeline ADC core in SiGe BiCMOS with 78-dB SNR and 180-fs jitter , 2005, IEEE Journal of Solid-State Circuits.

[31]  Greg Patterson,et al.  A 16b 250MS/s IF-sampling pipelined A/D converter with background calibration , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[32]  L. Kushner,et al.  A process-scalable low-power charge-domain 13-bit pipeline ADC , 2008, 2008 IEEE Symposium on VLSI Circuits.