Communication network issues and high-density interconnects in large-scale distributed computing systems

The authors discuss the impact of the physical interconnection environment through which the concurrent processes among locally distinct computing nodes of large-scale multicomputer systems are coupled. The communication capabilities implied for massively parallel computing systems by fine-grain task partitioning and by fine-grained communications are discussed in detail. Wafer-scale and hybrid wafer-scale system technologies which would support such communications are described. >

[1]  J.D. Meindl,et al.  Ultra-large scale integration , 1984, IEEE Transactions on Electron Devices.

[2]  H. Kanai.  Low Energy LSI and Packaging for System Performance , 1981 .

[3]  Richard C. Jaeger,et al.  Hybrid silicon wafer-scale packaging technology , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  Joseph W. Goodman,et al.  Optical Interconnections In Microelectronics , 1984, Photonics West - Lasers and Applications in Science and Engineering.

[5]  P. Solomon.  A comparison of semiconductor devices for high-speed logic , 1982 .

[6]  L. G. Mason,et al.  Equilibrium flows, routing patterns and algorithms for store- and -forward networks , 1985 .

[7]  S. Tewksbury,et al.  Chip Alignment Templates for Multichip Module Assembly , 1987 .

[8]  J. Robert Heath,et al.  Classification Categories and Historical Development of Circuit Switching Topologies , 1983, CSUR.

[9]  Mikhail J. Atallah,et al.  Graph Problems on a Mesh-Connected Processor Array , 1984, JACM.

[10]  J. F. McDonald,et al.  The trials of wafer-scale integration: Although major technical problems have been overcome since WSI was first tried in the 1960s, commercial companies can't yet make it fly , 1984, IEEE Spectrum.

[11]  Tse-yun Feng,et al.  A Survey of Interconnection Networks , 1981, Computer.

[12]  David J. Kuck,et al.  A Survey of Parallel Machine Organization and Programming , 1977, CSUR.

[13]  Arnold L. Rosenberg,et al.  Three-Dimensional VLSI: a case study , 1983, JACM.

[14]  Marco Ajmone Marsan,et al.  Comparative Performance Analysis of Single Bus Multiprocessor Architectures , 1982, IEEE Transactions on Computers.

[15]  Graham R. Nudd,et al.  A Cellular VLSI Architecture , 1984, Computer.

[16]  H. C. Jones,et al.  The Characteristics of Chip-to-Chip Signal Propagation in a Package Suitable for Superconducting Circuits , 1980, IBM J. Res. Dev..

[17]  T.E. Mangir,et al.  Sources of failures and yield improvement for VLSI and restructurable interconnects for RVLSI and WSI: Part I—Sources of failures and yield improvement for VLSI , 1984, Proceedings of the IEEE.

[18]  Anis Husain,et al.  Optical Interconnect Of Digital Integrated Circuits And Systems , 1984, Photonics West - Lasers and Applications in Science and Engineering.

[19]  Bernard Schwartz,et al.  Review of multilayer ceramics for microelectronic packaging , 1984 .

[20]  Dan I. Moldovan,et al.  SNAP: A VLSI architecture for artificial intelligence processing , 1985, J. Parallel Distributed Comput..

[21]  Sudhur Ahuja.  S/NET: A High-Speed Interconnect for Multiple Computers , 1983, IEEE J. Sel. Areas Commun..

[22]  Anil Khurana,et al.  Superconductivity Seen Above the Boiling Point of Nitrogen , 1987 .

[23]  Charles L. Seitz,et al.  Concurrent VLSI Architectures , 1984, IEEE Transactions on Computers.

[24]  Frank Thomson Leighton,et al.  Wafer-Scale Integration of Systolic Arrays , 1985, IEEE Trans. Computers.

[25]  Philip Enslow,et al.  Multiprocessor Organization—a Survey , 1977, CSUR.

[26]  E. Davidson.  Electrical Design of a High Speed Computer Packaging System , 1983 .

[27]  S. Forrest,et al.  Monolithic optoelectronic integration: A new component technology for lightwave communications , 1985, Journal of Lightwave Technology.

[28]  Mateo Valero,et al.  Bandwidth of Crossbar and Multiple-Bus Connections for Multiprocessors , 1982, IEEE Transactions on Computers.

[29]  P. Solomon,et al.  A comparison of semiconductor devices for high-speed logic , 1982, Proceedings of the IEEE.

[30]  R.C. Aubusson,et al.  Wafer-scale integration-a fault-tolerant procedure , 1978, IEEE Journal of Solid-State Circuits.

[31]  E. Lewis,et al.  The VLSI Package-An Analytical Review , 1984 .

[32]  Peter C. Patton.  Multiprocessors: Architecture and Applications , 1985, Computer.

[33]  Eli Upfal,et al.  Efficient schemes for parallel communication , 1982, PODC '82.

[34]  L. Hornak,et al.  On the feasibility of through-wafer optical interconnects for hybrid wafer-scale-integrated architectures , 1987, IEEE Transactions on Electron Devices.

[35]  TOMAS LANG,et al.  A Shuffle-Exchange Network with Simplified Control , 1976, IEEE Transactions on Computers.

[36]  Abbas El Gamal,et al.  Configuration of VLSI Arrays in the Presence of Defects , 1984, JACM.

[37]  Paul D. Franzon,et al.  Future Physical Environments and Concurrent Computation , 1988 .

[38]  S. Tewksbury,et al.  LSI signal processor architecture for telecommunications applications , 1982 .

[39]  A. Reisman,et al.  Device, circuit, and technology scaling to micron and submicron dimensions , 1983, Proceedings of the IEEE.

[40]  Glenn H. Chapman,et al.  A wafer-scale digital integrator using restructurable VSLI , 1985 .

[41]  D. V. Bhaskar Rao,et al.  Wavefront Array Processor: Language, Architecture, and Applications , 1982, IEEE Transactions on Computers.

[42]  K.C. Saraswat,et al.  Effect of scaling of interconnections on the time delay of VLSI circuits , 1982, IEEE Transactions on Electron Devices.

[43]  C. Huang,et al.  Silicon-On-Silicon Packaging , 1984 .

[44]  Lawrence Snyder,et al.  Introduction to the configurable, highly parallel computer , 1982, Computer.

[45]  Quentin F. Stout,et al.  Efficient schemes for massively fault-tolerant parallel communication , 1990 .

[46]  Jarek Deminet.  Experience with Multiprocessor Algorithms , 1982, IEEE Transactions on Computers.

[47]  Anthony S. Acampora,et al.  The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet Switching , 1987, IEEE J. Sel. Areas Commun..

[48]  M. J. Day,et al.  Yield-enhancement of a large systolic array chip , 1984 .

[49]  Dharma P. Agrawal,et al.  Evaluating the performance of multicomputer configurations , 1986 .