Design and Verification of a "Soft" eFPGA Using New Method
暂无分享,去创建一个
Wei Li | P. Li | Xiao Dong Xie | W. Li | X. Xie | P. Li | Xiaodong Xie
[1] R. Saleh,et al. Design considerations for soft embedded programmable logic cores , 2005, IEEE Journal of Solid-State Circuits.
[2] Jonathan Rose,et al. Automatic transistor and physical design of FPGA tiles from an architectural specification , 2003, FPGA '03.
[3] Holger Blume,et al. Design flow for embedded FPGAs based on a flexible architecture template , 2008, 2008 Design, Automation and Test in Europe.
[4] Steven J. E. Wilton,et al. Architectures and algorithms for synthesizable embedded programmable logic cores , 2003, FPGA '03.
[5] Vaughn Betz,et al. Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.
[6] R. Saleh,et al. SoC implementation issues for synthesizable embedded programmable logic cores , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..
[7] Jonathan Rose,et al. Design, layout and verification of an FPGA using automated tools , 2005, FPGA '05.
[8] Resve A. Saleh,et al. A "soft++" eFPGA physical design approach with case studies in 180nm and 90nm , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).
[9] Vaughn Betz,et al. VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.