Improved data compression scheme for multi-scan designs
暂无分享,去创建一个
[1] Krishnendu Chakrabarty,et al. Test Data Compression and Test Resource Partitioning for System-on-a-Chip Using Frequency-Directed Run-Length (FDR) Codes , 2003, IEEE Trans. Computers.
[2] Bashir M. Al-Hashimi,et al. Synchronization overhead in SOC compressed test , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] Michael A. Trick,et al. A Column Generation Approach for Graph Coloring , 1996, INFORMS J. Comput..
[4] A. Ogawa,et al. Dynamic test compression using statistical coding , 2001, Proceedings 10th Asian Test Symposium.
[5] Christos A. Papachristou,et al. Multiscan-based test compression and hardware decompression using LZ77 , 2002, Proceedings. International Test Conference.
[6] Krishnendu Chakrabarty,et al. Nine-coded compression technique with application to reduced pin-count testing and flexible on-chip decompression , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[7] Kuen-Jong Lee,et al. Using a single input to support multiple scan chains , 1998, ICCAD '98.
[8] Alex Orailoglu,et al. Reducing test application time through test data mutation encoding , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[9] Lei Li,et al. Efficient space/time compression to reduce test data volume and testing time for IP cores , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.
[10] Krishnendu Chakrabarty,et al. System-on-a-chip test-data compression and decompressionarchitectures based on Golomb codes , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] J.H. Patel,et al. Test set compaction algorithms for combinational circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).