Enhancing Nutt-Based Time-to-Digital Converter Performance With Internal Systematic Averaging

A time-to-digital converter (TDC) often consists of sophisticated, multilevel, subgate delay structures, when time intervals need to be measured precisely. The resolution improvement is rewarding until integral nonlinearity (INL) and random jitter begins to limit the measurement performance. INL can then be minimized with calibration techniques and result postprocessing. The TDC architecture based on a counter and timing signal interpolation (the Nutt method) makes it possible to measure long time intervals precisely. It also offers an effective means of improving precision by averaging. Traditional averaging, however, demands several successive measurements, which increases the measurement time and power consumption. It is shown here that by using several interpolators that are sampled homogeneously over the clock period, the effects of limited resolution, interpolation nonlinearities, and random noise can be markedly reduced. The designed CMOS TDC utilizing internal systematic sampling technique achieves 3.0-ps root mean square (RMS) single-shot precision without any additional calibration or nonlinearity correction.

[1]  Timo Rahkonen,et al.  A CMOS Time-to-Digital Converter (TDC) Based On a Cyclic Time Domain Successive Approximation Interpolation Method , 2009, IEEE Journal of Solid-State Circuits.

[2]  Juha Kostamovaara,et al.  Oscillator Instability Effects in Time Interval Measurement , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Seongdo Kim,et al.  A 4-GHz All Digital PLL With Low-Power TDC and Phase-Error Compensation , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  A. Mantyniemi,et al.  An integrated 9-channel time digitizer with 30 ps resolution , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[5]  David Stoppa,et al.  A SPAD-based pixel linear array for high-speed time-gated fluorescence lifetime imaging , 2009, 2009 Proceedings of ESSCIRC.

[6]  J. Kostamovaara,et al.  Solid-state 3D imaging using a 1nJ/100ps laser diode transmitter and a single photon receiver matrix. , 2016, Optics express.

[7]  D. Porat,et al.  Review of Sub-Nanosecond Time-Interval Measurements , 1973 .

[8]  David Stoppa,et al.  A $16\times256$ SPAD Line Detector With a 50-ps, 3-bit, 256-Channel Time-to-Digital Converter for Raman Spectroscopy , 2018, IEEE Sensors Journal.

[9]  Gordon W. Roberts,et al.  Delta–Sigma A/D Conversion Via Time-Mode Signal Processing , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Juha Kostamovaara,et al.  A Wide Range, 4.2 ps(rms) Precision CMOS TDC With Cyclic Interpolators Based on Switched-Frequency Ring Oscillators , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  H. Brockhaus,et al.  Single particle detector system for high resolution time measurements , 1991, Conference Record of the 1991 IEEE Nuclear Science Symposium and Medical Imaging Conference.

[12]  Chun-Chi Chen,et al.  A PVT Insensitive Vernier-Based Time-to-Digital Converter With Extended Input Range and High Accuracy , 2007, IEEE Transactions on Nuclear Science.

[13]  Juha Kostamovaara,et al.  Synchronization in a Multilevel CMOS Time-to-Digital Converter , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Jeyanandh Paramesh,et al.  A 450 fs 65-nm CMOS Millimeter-Wave Time-to-Digital Converter Using Statistical Element Selection for All-Digital PLLs , 2018, IEEE Journal of Solid-State Circuits.

[15]  J. Kostamovaara,et al.  Time‐to‐digital converter with an analog interpolation circuit , 1986 .

[16]  Taeik Kim,et al.  15.5 A 0.6V 1.17ps PVT-tolerant and synthesizable time-to-digital converter using stochastic phase interpolation with 16× spatial redundancy in 14nm FinFET technology , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[17]  Jordi Madrenas,et al.  Result-consistent counter sampling scheme for coarse-fine TDCs , 2012 .

[18]  Juha Kostamovaara,et al.  A Multichannel High-Precision CMOS Time-to-Digital Converter for Laser-Scanner-Based Perception Systems , 2012, IEEE Transactions on Instrumentation and Measurement.

[19]  SeongHwan Cho,et al.  A 9 bit, 1.12 ps Resolution 2.5 b/Stage Pipelined Time-to-Digital Converter in 65 nm CMOS Using Time-Register , 2014, IEEE Journal of Solid-State Circuits.

[20]  Tae Wook Kim,et al.  An 11 b 7 ps Resolution Two-Step Time-to-Digital Converter With 3-D Vernier Space , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Chauchin Su,et al.  BIST for Measuring Clock Jitter of Charge-Pump Phase-Locked Loops , 2008, IEEE Transactions on Instrumentation and Measurement.

[22]  B. Turko.  A Picosecond Resolution Time Digitizer for Laser Ranging , 1977, IEEE Transactions on Nuclear Science.

[23]  Stephan Henzler,et al.  A Local Passive Time Interpolation Concept for Variation-Tolerant High-Resolution Time-to-Digital Conversion , 2008, IEEE Journal of Solid-State Circuits.

[24]  J. Kalisz,et al.  Error analysis and design of the Nutt time-interval digitiser with picosecond resolution , 1987 .

[25]  J.W. Haslett,et al.  A Fine Resolution TDC Architecture for Next Generation PET Imaging , 2007, IEEE Transactions on Nuclear Science.

[26]  Min C. Park,et al.  A single-slope 80MS/s ADC using Two-Step Time-to-Digital Conversion , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[27]  W. Moses.  Time of flight in PET revisited , 2003 .

[28]  Jieh-Tsorng Wu,et al.  Jitter Measurement and Compensation for Analog-to-Digital Converters , 2009, IEEE Transactions on Instrumentation and Measurement.

[29]  J. Stevenson Kenney,et al.  Time-to-Digital Converter With Sample-and-Hold and Quantization Noise Scrambling Using Harmonics in Ring Oscillators , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[30]  Supeng Liu,et al.  A Low-Power and Highly Linear 14-bit Parallel Sampling TDC With Power Gating and DEM in 65-nm CMOS , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[31]  Timo Rahkonen,et al.  The use of stabilized CMOS delay lines for the digitization of short time intervals , 1993 .

[32]  M. Gersbach,et al.  A 128 $\times$ 128 Single-Photon Image Sensor With Column-Level 10-Bit Time-to-Digital Converter Array , 2008, IEEE Journal of Solid-State Circuits.

[33]  R. Nutt.  Digital Time Intervalometer , 1968 .

[34]  J. Kostamovaara,et al.  A CMOS time-to-digital converter with better than 10 ps single-shot precision , 2006, IEEE Journal of Solid-State Circuits.