Dynamic power-aware scheduling of real-time tasks for FPGA-based cyber physical systems against power draining hardware trojan attacks
暂无分享,去创建一个
[1] Amlan Chakrabarti,et al. Self Aware SoC Security to Counteract Delay Inducing Hardware Trojans at Runtime , 2017, 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID).
[2] Susmita Sur-Kolay,et al. Embedding of signatures in reconfigurable scan architecture for authentication of intellectual properties in system-on-chip , 2016, IET Comput. Digit. Tech..
[3] Amlan Chakrabarti,et al. RTNA: Securing SOC architectures from confidentiality attacks at runtime using ART1 neural networks , 2015, 2015 19th International Symposium on VLSI Design and Test.
[4] Tobias Becker,et al. Modular dynamic reconfiguration in Virtex FPGAs , 2006 .
[5] Amlan Chakrabarti,et al. Reliability Driven Mixed Critical Tasks Processing on FPGAs Against Hardware Trojan Attacks , 2018, 2018 21st Euromicro Conference on Digital System Design (DSD).
[6] Puneet Gupta,et al. CyberPhysical-System-On-Chip (CPSoC): A self-aware MPSoC paradigm with cross-layer virtual sensing and actuation , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[7] Jeyavijayan Rajendran,et al. Shielding Heterogeneous MPSoCs From Untrustworthy 3PIPs Through Security- Driven Task Scheduling , 2013, IEEE Transactions on Emerging Topics in Computing.
[8] Yiorgos Makris,et al. Proof-Carrying Hardware Intellectual Property: A Pathway to Trusted Module Acquisition , 2012, IEEE Transactions on Information Forensics and Security.
[9] Mark Mohammad Tehranipoor,et al. A Novel Built-In Self-Authentication Technique to Prevent Inserting Hardware Trojans , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[10] Ahmad Patooghy,et al. Reliability-oriented scheduling for static-priority real-time tasks in standby-sparing systems , 2016, Microprocess. Microsystems.
[11] Amlan Chakrabarti,et al. Stigmergy-Based Security for SoC Operations From Runtime Performance Degradation of SoC Components , 2019, ACM Trans. Embed. Comput. Syst..
[12] J.-Y. Jou,et al. Efficient coverage analysis metric for HDL design validation , 2001 .
[13] Amlan Chakrabarti,et al. SHIRT (Self Healing Intelligent Real Time) Scheduling for Secure Embedded Task Processing , 2018, 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID).
[14] Christos A. Papachristou,et al. MERO: A Statistical Approach for Hardware Trojan Detection , 2009, CHES.
[15] Amlan Chakrabarti,et al. Dynamic scheduling of tasks for multi-core real-time systems based on optimum energy and throughput , 2019, IET Comput. Digit. Tech..
[16] Giovanni De Micheli,et al. The EPFL Combinational Benchmark Suite , 2015 .
[17] Ramesh Karri,et al. Building Trustworthy Systems Using Untrusted Components: A High-Level Synthesis Approach , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[18] Miodrag Potkonjak,et al. Robust and flexible FPGA-based digital PUF , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).
[19] Tadashi Miyazaki,et al. Application of FPGA to Nuclear Power Plant I&C Systems , 2014 .
[20] Giorgio C. Buttazzo,et al. Energy-Aware Scheduling for Real-Time Systems , 2016, ACM Trans. Embed. Comput. Syst..
[21] Vineet Sahula,et al. Novel Variability Aware Path Selection for Self-Referencing Based Hardware Trojan Detection , 2018, 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID).
[22] Cristiana Bolchini,et al. Reliability-Driven System-Level Synthesis for Mixed-Critical Embedded Systems , 2013, IEEE Transactions on Computers.
[23] Suleyman Tosun,et al. Energy- and reliability-aware task scheduling onto heterogeneous MPSoC architectures , 2012, The Journal of Supercomputing.
[24] Swarup Bhunia,et al. Design and Validation for FPGA Trust under Hardware Trojan Attacks , 2016, IEEE Transactions on Multi-Scale Computing Systems.
[25] Thaier Hayajneh,et al. Power-Aware Adaptive Encryption , 2019, 2019 IEEE Jordan International Joint Conference on Electrical Engineering and Information Technology (JEEIT).
[26] Michael S. Hsiao,et al. Hardware Trojan Attacks: Threat Analysis and Countermeasures , 2014, Proceedings of the IEEE.
[27] Hakduran Koc,et al. Optimizing energy consumption in cyber physical systems using multiple operating modes , 2018, 2018 IEEE 8th Annual Computing and Communication Workshop and Conference (CCWC).
[28] Yousra Alkabani,et al. System-level protection and hardware Trojan detection using weighted voting☆ , 2013, Journal of advanced research.
[29] Rajesh Devaraj,et al. HEALERS: a heterogeneous energy-aware low-overhead real-time scheduler , 2019, IET Comput. Digit. Tech..
[30] Kaushik Roy,et al. Hardware Trojan Detection by Multiple-Parameter Side-Channel Analysis , 2013, IEEE Transactions on Computers.
[31] Muhammad Adeel Pasha,et al. Energy-Efficient Multicore Scheduling for Hard Real-Time Systems , 2018, ACM Trans. Embed. Comput. Syst..
[32] Amlan Chakrabarti,et al. Real-Time SoC Security against Passive Threats Using Crypsis Behavior of Geckos , 2017, ACM J. Emerg. Technol. Comput. Syst..
[33] Amlan Chakrabarti,et al. Criticality based reliability against hardware Trojan attacks for processing of tasks on reconfigurable hardware , 2019, Microprocess. Microsystems.
[34] Amlan Chakrabarti,et al. SARP: Self Aware Runtime Protection Against Integrity Attacks of Hardware Trojans , 2018, VDAT.
[35] Christos A. Papachristou,et al. Dynamic evaluation of hardware trust , 2009, 2009 IEEE International Workshop on Hardware-Oriented Security and Trust.