0.25 mu m gate length N-InGaP/InGaAs/GaAs HEMT DCFL circuit with lower power dissipation than high-speed Si CMOS circuits
暂无分享,去创建一个
N. Hara | I. Hanyu | M. Takikawa | T. Miyata | M. Shima | S. Kuroda | N. Hara | M. Takikawa | S. Kuroda | I. Hanyu | M. Shima | H. Suehiro | S. Asai | H. Suehiro | T. Miyata | S. Asai
[1] M. Suzuki,et al. Pseudomorphic n-InGaP/InGaAs/GaAs grown by MOVPE for HEMT LSIs , 1991 .
[2] M. Abe,et al. A Hemt Lsi For A Multibit Data Register , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.
[3] Y. Asada,et al. A gigahertz cryogenic HEMT pseudorandom number generator chip set , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.
[4] Y. Nakasha,et al. A 9.6 Gb/s HEMT ATM switch LSI for B-ISDN , 1992, GaAs IC Symposium Technical Digest 1992.
[5] Hiroshi Ito,et al. New phase-shifting mask with highly transparent SiO2 phase shifters , 1990, Advanced Lithography.
[6] Masayuki Abe,et al. Short-channel effects in subquarter-micrometer-gate HEMTs: simulation and experiment , 1989 .
[7] Yasuhisa Omura,et al. Subfemtojoule deep submicrometer-gate CMOS built in ultra-thin Si film on SIMOX substrates , 1991 .
[8] M. Suzuki,et al. A 45 K-gate HEMT array with 35-ps DCFL and 50-ps BDCFL gates , 1991 .
[9] T. Mimura,et al. A New Field-Effect Transistor with Selectively Doped GaAs/n-AlxGa1-xAs Heterojunctions , 1980 .
[10] Y. Yamashita,et al. 0.2 mu m or less i-line lithography by phase-shifting-mask technology , 1990, International Technical Digest on Electron Devices.
[11] E. Mitani,et al. A 1.2-ns HEMT 64-kb SRAM , 1991 .