Exploring the opportunity of implementing neuromorphic computing systems with spintronic devices

Many cognitive algorithms such as neural networks cannot be efficiently executed by von Neumann architectures, the performance of which is constrained by the memory wall between microprocessor and memory hierarchy. Hence, researchers started to investigate new computing paradigms such as neuromorphic computing that can adapt their structure to the topology of the algorithms and accelerate their executions. New computing units have been also invented to support this effort by leveraging emerging nano-devices. In this work, we will discuss the opportunity of implementing neuromorphic computing systems with spintronic devices. We will also provide insights on how spintronic devices fit into different part of neuromorphic computing systems. Approaches to optimize the circuits are also discussed.

[1]  Yiran Chen,et al.  ReGAN: A pipelined ReRAM-based accelerator for generative adversarial networks , 2018, 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC).

[2]  Johannes Schemmel,et al.  Is a 4-Bit Synaptic Weight Resolution Enough? – Constraints on Enabling Spike-Timing Dependent Plasticity in Neuromorphic Hardware , 2012, Front. Neurosci..

[3]  K. Roy,et al.  Spin-Based Neuron Model With Domain-Wall Magnets as Synapse , 2012, IEEE Transactions on Nanotechnology.

[4]  Yiran Chen,et al.  Giant spin hall effect (GSHE) logic design for low power application , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[5]  Yiran Chen,et al.  Process variation aware data management for magnetic skyrmions racetrack memory , 2018, 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC).

[6]  Hao Jiang,et al.  A spiking neuromorphic design with resistive crossbar , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[7]  Xiang Zhang,et al.  OverFeat: Integrated Recognition, Localization and Detection using Convolutional Networks , 2013, ICLR.

[8]  Qing Wu,et al.  Hardware realization of BSB recall function using memristor crossbar arrays , 2012, DAC Design Automation Conference 2012.

[9]  Andrew S. Cassidy,et al.  Cognitive computing systems: Algorithms and applications for networks of neurosynaptic cores , 2013, The 2013 International Joint Conference on Neural Networks (IJCNN).

[10]  Camille Couprie,et al.  Learning Hierarchical Features for Scene Labeling , 2013, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[11]  Dmitri E. Nikonov,et al.  Energy-delay performance of giant spin Hall effect switching for dense magnetic memory , 2013, 1301.5374.

[12]  Yiran Chen,et al.  PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning , 2017, 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA).

[13]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[14]  Swaroop Ghosh,et al.  Domain Wall Memory based Convolutional Neural Networks for Bit-width Extendability and Energy-Efficiency , 2016, ISLPED.

[15]  B. Diény,et al.  Self-referenced multi-bit thermally assisted magnetic random access memories , 2014 .

[16]  Karthik Yogendra,et al.  Ultra-Low power neuromorphic computing with spin-torque devices , 2013, 2013 Third Berkeley Symposium on Energy Efficient Electronic Systems (E3S).

[17]  Kaushik Roy,et al.  DWM-TAPESTRI - An energy efficient all-spin cache using domain wall shift based writes , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[18]  Geoffrey E. Hinton,et al.  ImageNet classification with deep convolutional neural networks , 2012, Commun. ACM.

[19]  Kaushik Roy,et al.  Spin Neurons: A Possible Path to Energy-Efficient Neuromorphic Computers , 2013, ArXiv.

[20]  Yiran Chen,et al.  A quantization-aware regularized learning method in multilevel memristor-based neuromorphic computing system , 2017, 2017 IEEE 6th Non-Volatile Memory Systems and Applications Symposium (NVMSA).

[21]  Yiran Chen,et al.  Multi-level cell STT-RAM: Is it realistic or just a dream? , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[22]  Hao Yu,et al.  Energy efficient in-memory machine learning for data intensive image-processing by non-volatile domain-wall memory , 2014, 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC).