Shared memory aware MPSoC software deployment
暂无分享,去创建一个
[1] L. Benini,et al. Mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[2] Ranga Vemuri,et al. A Force-directed Approach for Fast Generation of Efficient Multi-Port NoC Architectures , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).
[3] Wolfgang Rosenstiel,et al. Distance-Constrained Force-Directed Process Mapping for MPSoC Architectures , 2012, 2012 15th Euromicro Conference on Digital System Design.
[4] Ran Ginosar,et al. Automatic hardware-efficient SoC integration by QoS network on chip , 2004, Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004..
[5] J. Ramanujam,et al. Modified Force-Directed Scheduling for Peak and Average Power Optimization using Multiple Supply-Voltages , 2006, 2006 IEEE International Conference on IC Design and Technology.
[6] Alois Knoll,et al. Energy-Aware Task Allocation for Network-on-Chip Based Heterogeneous Multiprocessor Systems , 2011, 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing.
[7] Yingtao Jiang,et al. Power-Aware Mapping for Network-on-Chip Architectures under Bandwidth and Latency Constraints , 2009, 2009 Fourth International Conference on Embedded and Multimedia Computing.
[8] Wang Yi,et al. Memory Access Aware Mapping for Networks-on-Chip , 2011, 2011 IEEE 17th International Conference on Embedded and Real-Time Computing Systems and Applications.
[9] Srinivasan Murali,et al. Bandwidth-constrained mapping of cores onto NoC architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[10] Christos G. Cassandras,et al. Introduction to Discrete Event Systems , 1999, The Kluwer International Series on Discrete Event Dynamic Systems.
[11] Srinivasan Murali,et al. SUNMAP: a tool for automatic topology selection and generation for NoCs , 2004, Proceedings. 41st Design Automation Conference, 2004..
[12] Radu Marculescu,et al. Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures , 2003, DATE.
[13] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[14] Wolfgang Rosenstiel,et al. Control-Flow Aware Communication and Conflict Analysis of Parallel Processes , 2007, 2007 Asia and South Pacific Design Automation Conference.
[15] Weiping Jing,et al. Energy and thermal aware mapping for mesh-based NoC architectures using multi-objective ant colony algorithm , 2011, 2011 3rd International Conference on Computer Research and Development.
[16] Luca Benini,et al. NoC synthesis flow for customized domain specific multiprocessor systems-on-chip , 2005, IEEE Transactions on Parallel and Distributed Systems.
[17] Srinivas Katkoori,et al. Force-directed scheduling for dynamic power optimization , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.
[18] Mahmut T. Kandemir,et al. Application mapping for chip multiprocessors , 2008, 2008 45th ACM/IEEE Design Automation Conference.
[19] Wolfgang Rosenstiel,et al. Optimized software mapping for advanced driver assistance systems , 2012, 7th IEEE International Symposium on Industrial Embedded Systems (SIES'12).