Low-Cost and Highly Heat Controllable Capacitorless PiFET (Partially Insulated FET) 1T DRAM for Embedded Memory

A body-tied partial-insulated FET (PiFET) one-transistor (1T) DRAM having good heat immunity for embedded memory is proposed in this paper. PiFET structure using partially insulated oxide (PiOX) formed on bulk wafer can act as a 1T DRAM by applying a negative back bias. The memory shows a good ldquo0rdquo-state retention characteristic due to reduced electric field and heat dissipation path. The body-tied PiFET provides a wider design window and flexibility to control retention characteristics than does silicon on insulator (SOI) FET. To evaluate the improvement of retention characteristics, we suggest a new retention degradation mechanism of 1T DRAM. In this paper, we suggest the possibility of 1T DRAM's fabrication having good heat immunity.

[1]  J. Colinge.  Reduction of kink effect in thin-film SOI MOSFETs , 1988, IEEE Electron Device Letters.

[2]  R. Ranica,et al.  A one transistor cell on bulk substrate (1T-Bulk) for low-cost and high density eDRAM , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[3]  Zhichao Lu,et al.  New Insights on “Capacitorless” Floating-Body DRAM Cells , 2007, IEEE Electron Device Letters.

[4]  Akihiro Nitayama,et al.  Highly scalable FBC (Floating Body Cell) with 25nm BOX structure for embedded DRAM applications , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[5]  Chenming Hu,et al.  A capacitorless DRAM cell on SOI substrate , 1993, Proceedings of IEEE International Electron Devices Meeting.

[6]  Hiroaki Yamada,et al.  FBC (Floating Body Cell) for embedded DRAM on SOI , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[7]  Chenming Hu,et al.  A capacitorless double-gate DRAM cell design for high density applications , 2002, Digest. International Electron Devices Meeting,.

[8]  S. C. Kuehne,et al.  SOI MOSFET with buried body strap by wafer bonding , 1998 .

[9]  C. T. Nguyen,et al.  Quasi-SOI MOSFETs using selective epitaxy and polishing , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[10]  T. Skotnicki,et al.  A capacitor-less DRAM cell on 75nm gate length, 16nm thin fully depleted SOI device for high density embedded memories , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..