PARBIT: A Tool to Transform Bitfiles to Implement Partial Reconfiguration of Field Programmable Gate Arrays (FPGAs)
暂无分享,去创建一个
[1] Jonathan S. Turner,et al. Design of a gigabit ATM switch , 1997, Proceedings of INFOCOM '97.
[2] John W. Lockwood,et al. Reprogrammable network packet processing on the field programmable port extender (FPX) , 2001, FPGA '01.
[3] John W. Lockwood,et al. Field programmable port extender (FPX) for distributed routing and queuing , 2000, FPGA '00.
[4] Martin Turner,et al. An FPGA-based hardware accelerator for image processing , 1994 .
[5] John W. Lockwood,et al. Dynamic hardware plugins: exploiting reconfigurable hardware for high-performance programmable routers , 2001, Comput. Networks.
[6] Brad L. Hutchings,et al. Implementation Approaches for Reconfigurable Logic Applications , 1995, FPL.
[7] Scott McMillan,et al. Partial Run-Time Reconfiguration Using JRTR , 2000, FPL.
[8] Brad Hutchings,et al. Designing a partially reconfigured system , 1995, Optics East.
[9] P. Bertin,et al. PAM programming environments: practice and experience , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.
[10] Dzung T. Hoang,et al. Searching genetic databases on Splash 2 , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.