A near threshold error resilient processor based on dynamic timing error prediction and within-a-cycle timing error correction
暂无分享,去创建一个
[1] David Blaauw,et al. A Power-Efficient 32 bit ARM Processor Using Timing-Error Detection and Correction for Transient-Error Tolerance and Adaptation to PVT Variation , 2011, IEEE Journal of Solid-State Circuits.
[2] David Blaauw,et al. Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation , 2003, MICRO.
[3] Hu Chen,et al. DARP: Dynamically Adaptable Resilient Pipeline design in microprocessors , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[4] Josep Torrellas,et al. Blueshift: Designing processors for timing speculation from the ground up. , 2009, 2009 IEEE 15th International Symposium on High Performance Computer Architecture.
[5] David Blaauw,et al. Correction to "A Power-Efficient 32 bit ARM Processor Using Timing-Error Detection and Correction for Transient-Error Tolerance and Adaptation to PVT Variation" , 2011, IEEE J. Solid State Circuits.
[6] Robert C. Aitken,et al. TIMBER: Time borrowing and error relaying for online timing error resilience , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[7] Dennis Sylvester,et al. Razor-Lite: A Light-Weight Register for Error Detection by Observing Virtual Supply Rails , 2014, IEEE Journal of Solid-State Circuits.