Tutorial: synchronous dynamic memory test construction-a field approach

This paper gives an introduction how to construct dynamic memory tests and test flows. Step by step a basic march test is developed choosing a pattern, voltage levels and timings. Starting with this basic pattern, modifications for characterization, diagnostic and speed testing are discussed. These variations are then used to construct a test sequence to ensure functionality according to the data sheet specification.

[1]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[2]  Jörg E. Vollrath.  Cell signal measurement for high-density DRAMs , 1997, Proceedings International Test Conference 1997.

[3]  John K. DeBrosse,et al.  Flexible test mode approach for 256-Mb DRAM , 1997 .

[4]  Keith Baker,et al.  Shmoo plotting: the black art of IC testing , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[5]  T. W. Williams,et al.  Detection of CMOS address decoder open faults with March and pseudo random memory tests , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).