Image processing algorithms on reconfigurable architecture using HandelC

Computer manipulation of images is generally defined as digital image processing (DIP). DIP is employed in variety of applications, including video surveillance, target recognition, and image enhancement. Some of the algorithms used in image processing include convolution, edge detection and contrast enhancement. These are usually implemented in software but may also be implemented in special purpose hardware to reduce speed. In this work the canny edge detection [A computational approach to the edge detection] architecture has been developed using reconfigurable architecture and hardware modeled using a C-like hardware language called Handel-C. The proposed architecture is capable of producing one edge-pixel every clock cycle. The hardware modeled was implemented using the DK2 IDE tool on the RC1000 Xilinx Vertex FPGA based board. The algorithm was tested on standard image processing benchmarks and significances of the result are discussed.

[1]  L. Torres,et al.  Design of a classification system for rectangular shapes using a co-design environment , 2000, Proceedings 13th Symposium on Integrated Circuits and Systems Design (Cat. No.PR00843).

[2]  Tom Chen,et al.  A real-time high performance edge detector for computer vision applications , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.

[3]  John F. Canny,et al.  A Computational Approach to Edge Detection , 1986, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[4]  Venkateshwar Rao Daggu.  Efficient design and implementation of image processing algorithms on reconfigurable hardware using Handel-C , 2003 .

[5]  Liam Kilmartin,et al.  Xilinx FPGA implementation of a pixel processor for object detection applications , 2000 .

[6]  Didier Demigny,et al.  Efficient ASIC and FPGA implementations of IIR filters for real time edge detection , 1997, Proceedings of International Conference on Image Processing.