Benchmarking on-chip optical against electrical interconnect for high-performance applications

In this paper, the opportunity of replacing on-chip electrical interconnects with optical interconnects in general purpose high performance applications is evaluated by simulations in the ITRS scaling scenario. Speed and energy consumption of a point-to-point on-chip optical interconnect link are benchmarked against on-chip electrical interconnects options optimized at circuit level for serving high performance applications. Since the on-chip optical interconnect technology is not mature yet in all its necessary link components, reasonable assumptions are taken and extrapolated in the ITRS scaling scenario.

[1]  B. Herbst,et al.  Chip-Package-Interaction Modeling of Ultra Low-k/Copper Back End of Line , 2007, 2007 IEEE International Interconnect Technology Conferencee.

[2]  Hui Chen,et al.  Predictions of CMOS compatible on-chip optical interconnect , 2005, International Workshop on System-Level Interconnect Prediction.

[3]  Sunao Torii,et al.  On-Chip Optical Interconnect , 2009, Proceedings of the IEEE.

[4]  D. Van Thourhout,et al.  Silicon-on-Insulator Spectral Filters Fabricated With CMOS Technology , 2010, IEEE Journal of Selected Topics in Quantum Electronics.

[5]  Carles Cané,et al.  Measurement of residual stresses in micromachined structures in a microregion , 2006 .

[6]  H. Reichl,et al.  Localized Stress Measurements - A New Approach Covering Needs for Advanced Micro and Nanoscale System Development , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[7]  B. Michel,et al.  Fracture mechanics based crack and delamination risk evaluation and RSM/DOE concepts for advanced microelectronics applications , 2005, EuroSimE 2005. Proceedings of the 6th International Conference on Thermal, Mechanial and Multi-Physics Simulation and Experiments in Micro-Electronics and Micro-Systems, 2005..

[8]  Chee Lip Gan,et al.  Study of the evolution of Cu-Cu bonding interface imperfection under direct current stressing for three dimensional integrated circuits , 2011, 2011 IEEE International Interconnect Technology Conference.

[9]  Luca P. Carloni,et al.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors , 2008, IEEE Transactions on Computers.

[10]  P. Kucher,et al.  Pad roughness effects on the planarization and material removal rate in CMP processes , 2011, 2011 IEEE International Interconnect Technology Conference.

[11]  W. Dehaene,et al.  A 3.6 pJ/Access 480 MHz, 128 kb On-Chip SRAM With 850 MHz Boost Mode in 90 nm CMOS With Tunable Sense Amplifiers , 2009, IEEE Journal of Solid-State Circuits.

[12]  Sidharth,et al.  Investigation of Cu/low-k film delamination in flip chip packages , 2006, 56th Electronic Components and Technology Conference 2006.

[13]  Carles Cané,et al.  Digital image correlation of nanoscale deformation fields for local stress measurement in thin films , 2006 .

[14]  David A. B. Miller,et al.  Device Requirements for Optical Interconnects to Silicon Chips , 2009, Proceedings of the IEEE.

[15]  Matthias Schaller,et al.  Electrical property improvements of ultra low-k ILD using a silylation process feasible for process integration. , 2011, 2011 IEEE International Interconnect Technology Conference.

[16]  M. Van Hove,et al.  Performance Comparison of Interconnect Technology and Architecture Options for Deep Submicron Technology Nodes , 2006, 2006 International Interconnect Technology Conference.

[17]  Anette M. Karlsson,et al.  Obtaining mode mixity for a bimaterial interface crack using the virtual crack closure technique , 2006 .