Energy losses in digital CMOS integrated circuits: State-of-the-art and future trends

This paper is devoted to investigations into static and dynamic energy consumption of digital CMOS VLSI systems. The analyses are performed for currently available technologies as well as the predictive ones and cover technologies from 32 nm to 3 mum. Next, the formula that describes the ratio of static versus dynamic parts of energy consumption is proposed and further analyses for technology scaling down to 10 nm are carried out.

[1]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[2]  Keith A. Bowman,et al.  A minimum total power methodology for projecting limits on CMOS GSI , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Dennis Sylvester,et al.  Computer-Aided Design for Low-Power Robust Computing in Nanoscale CMOS , 2007, Proceedings of the IEEE.

[4]  Radu Marculescu,et al.  Information theoretic measures for power analysis [logic design] , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Kaushik Roy,et al.  Low voltage low power CMOS design techniques for deep submicron ICs , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[6]  Manoj Sachdev,et al.  Impact of technology scaling on thermal behavior of leakage current in sub-quarter micron MOSFETs: perspective of low temperature current testing , 2002 .

[7]  Farid N. Najm,et al.  A survey of power estimation techniques in VLSI circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Wolfgang Nebel,et al.  Short circuit power consumption of glitches , 1996, ISLPED.

[9]  Lei He,et al.  Temperature-Aware Performance and Power Modeling , 2004 .

[10]  Andrzej Kos,et al.  Static Versus Dynamic Power Losses in CMOS VLSI Systems Considering Temperature , 2003, VLSI-SOC.

[11]  Asim J. Al-Khalili,et al.  A Module Generator for Optimized CMOS Buffers , 1989, 26th ACM/IEEE Design Automation Conference.

[12]  Srinivasa Vemuru,et al.  Short-circuit power dissipation estimation for cmos logic gates , 1994 .

[13]  Zheng Wei,et al.  Design methodology of CMOS low power , 2005, 2005 IEEE International Conference on Industrial Technology.

[14]  L. Jozwiak,et al.  Static Power Reduction in Nano CMOS Circuits Through an Adequate Circuit Synthesis , 2007, 2007 14th International Conference on Mixed Design of Integrated Circuits and Systems.

[15]  Rajkumar Buyya,et al.  Power Aware Scheduling of Bag-of-Tasks Applications with Deadline Constraints on DVS-enabled Clusters , 2007, Seventh IEEE International Symposium on Cluster Computing and the Grid (CCGrid '07).

[16]  Chi-Ying Tsui,et al.  Low power architecture design and compilation techniques for high-performance processors , 1994, Proceedings of COMPCON '94.

[17]  R. Marculescu,et al.  Information theoretic measures for power analysis : Low power design , 1996 .

[18]  Sunil P. Khatri,et al.  A Predictably Low-Leakage ASIC Design Style , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Massoud Pedram,et al.  Leakage current reduction in sequential circuits by modifying the scan chains , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[20]  Daniel Auvergne,et al.  A novel macromodel for power estimation in CMOS structures , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  A. Pfitzner,et al.  Static Power Consumption in Nano-CMOS Circuits: Physics and Modelling , 2007, 2007 14th International Conference on Mixed Design of Integrated Circuits and Systems.

[22]  Joan Figueras,et al.  Leakage power bounds in CMOS digital technologies , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  Mircea R. Stan,et al.  System level leakage reduction considering the interdependence of temperature and leakage , 2004, Proceedings. 41st Design Automation Conference, 2004..

[24]  Christer Svensson,et al.  Trading speed for low power by choice of supply and threshold voltages , 1993 .

[25]  Zhanping Chen,et al.  Estimation of standby leakage power in CMOS circuit considering accurate modeling of transistor stacks , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).