High density 3D silicon interposer technology development and electrical characterization for high end applications

As standard organic substrate packages and wire bonding are reaching their limits in term of wiring density and integration capacity, silicon interposer approach combined with 3D integration technologies opens new possibilities in advanced packaging. Especially for high end applications where several processor needs to communicate together, this approach could enhance the performances of whole systems. However there are many requirements for this type of packaging as: — Thin wafer processing for silicon interposer, -High I/O density between chips and silicon interposer, -Compatibility with CTE mismatch between organic substrate and large silicon interposer. In the first part of this paper the design of the silicon interposer demonstrator successfully processed will be presented as well as the integration schemes with chip and organic substrate. Then, the process flow developed for this application will be commented in order to explain the main technological levels. A dedicated part will focus on silicon interposer bow optimization which is one of the most critical point for mounting. Finally, the electrical performances of each level and of combined chains will be presented and analyzed with some preliminary results of mounting with chips and organic substrate.

[1]  D. Henry,et al.  Integration of a temporary carrier in a TSV process flow , 2009, 2009 59th Electronic Components and Technology Conference.

[2]  John H. Lau,et al.  Development of through silicon via (TSV) interposer technology for large die (21×21mm) fine-pitch Cu/low-k FCBGA package , 2009, 2009 59th Electronic Components and Technology Conference.

[3]  D. Henry,et al.  Development and characterisation of a 3D technology including TSV and Cu pillars for high frequency applications , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[4]  M. Sunohara,et al.  Studies on electrical performance and thermal stress of a silicon interposer with TSVs , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[5]  Dorota Temple,et al.  Fabrication of TSV-based silicon interposers , 2010, 2010 IEEE International 3D Systems Integration Conference (3DIC).

[6]  P. Cochat,et al.  Et al , 2008, Archives de pediatrie : organe officiel de la Societe francaise de pediatrie.

[7]  O. Louveau,et al.  Porous dielectric dual damascene patterning issues for 65 nm node: can architecture bring a solution? , 2003, Proceedings of the IEEE 2003 International Interconnect Technology Conference (Cat. No.03TH8695).

[8]  S. Y. Hou,et al.  An ultra-thin interposer utilizing 3D TSV technology , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[9]  C. Selvanayagam,et al.  Nonlinear Thermal Stress/Strain Analyses of Copper Filled TSV (Through Silicon Via) and Their Flip-Chip Microbumps , 2009, IEEE Transactions on Advanced Packaging.

[10]  Bart Vandevelde,et al.  Cu pumping in TSVs: Effect of pre-CMP thermal budget , 2011, Microelectron. Reliab..

[11]  T. Kurihara,et al.  Silicon interposer with TSVs (Through Silicon Vias) and fine multilayer wiring , 2008, 2008 58th Electronic Components and Technology Conference.

[12]  Vempati Srinivasa Rao,et al.  TSV interposer fabrication for 3D IC packaging , 2009, 2009 11th Electronics Packaging Technology Conference.