New experiments on iterative synthesis of combinational circuits

A new strategy is presented for experiments on iterative synthesis of combinational circuits within a gate-array or an FPGA library. Results thus obtained are presented. Reductions in circuit complexity are achieved with each of the libraries.