Co-modeling, Experimental Verification, and Analysis of Chip-Package Hierarchical Power Distribution Network

In this paper, we present and verify a new chip-package co-modeling and simulation approach for a low-noise chip-package hierarchical power distribution network (PDN) design. It is based on a hierarchical modeling to combine distributed circuit models at both chip-level PDN and package-level PDN. In particular, it includes all on- and off-chip parasitic circuit elements in the hierarchical PDN with a special consideration on on-chip decoupling capacitor design and placement inside chip. The proposed hierarchical PDN model was successfully validated with good correlations and subsequent analysis to a series of Z11 and Z21 PDN impedance measurements with a frequency range from 1MHz to 3GHz. Using the proposed model, we can analyze and estimate the performance of the chip-package hierarchical PDN as well as can predict the effect of high frequency electromagnetic interactions between the chip-level PDN and the package-level PDN. Furthermore, we can precisely anticipate PDN resonance frequencies, noise generation sources, and noise propagation paths through the multiple levels in the hierarchical PDN.

[1]  Joungho Kim,et al.  Co-Modeling and Co-Simulation of Package and On-Chip Decoupling Capacitor for Resonant Free Power/Ground Network Design , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..

[2]  Larry D. Smith,et al.  Power distribution system design methodology and capacitor selection for modern CMOS technology , 1999 .

[3]  Joungho Kim,et al.  Modeling and Measurement of Radiated Field Emission From a Power/Ground Plane Cavity Edge Excited by a Through-Hole Signal Via Based on a Balanced TLM and Via Coupling Model , 2007, IEEE Transactions on Advanced Packaging.

[4]  Joungho Kim,et al.  Analysis of noise suppression techniques using embedded capacitor on split power bus in multi-layer package , 2004, 2004 International Symposium on Electromagnetic Compatibility (IEEE Cat. No.04CH37559).

[5]  Madhavan Swaminathan,et al.  Modeling and simulation of core switching noise for ASICs , 2002 .

[6]  T. Le Gouguec,et al.  3D frequency-dependent RLC elements extraction by full wave analysis: identification of the return current paths in complex power and ground grids of high speed VLSI circuits , 2005, Proceedings. 9th IEEE Workshop on Signal Propagation on Interconnects, 2005..

[7]  Nanju Na,et al.  A methodology for the placement and optimization of decoupling capacitors for gigahertz systems [CMOS VLSI] , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[8]  Joungho Kim,et al.  High dielectric constant thin film embedded capacitor for suppression of simultaneous switching noise and radiated emission , 2004, 2004 International Symposium on Electromagnetic Compatibility (IEEE Cat. No.04CH37559).

[9]  Keunmyung Lee,et al.  Modeling and analysis of multichip module power supply planes , 1995 .

[10]  Joungho Kim,et al.  Noise Isolation Modeling and Experimental Validation of Power Distribution Network in Chip-Package , 2007, 2007 IEEE International Symposium on Electromagnetic Compatibility.

[11]  Joungho Kim,et al.  PCB power/ground plane edge radiation excited by high-frequency clock , 2004, 2004 International Symposium on Electromagnetic Compatibility (IEEE Cat. No.04CH37559).

[12]  A. Waizman,et al.  Resonant free power network design using extended adaptive voltage positioning (EAVP) methodology , 2001 .

[13]  Joungho Kim,et al.  Analytical calculation of radiated emissions from rectangular power bus using embedded capacitor in high‐speed packages and PCBs , 2006 .

[14]  Joungho Kim,et al.  Effect of decoupling capacitor on signal integrity in applications with reference plane change , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..

[15]  Hyungsoo Kim,et al.  Efficient On-Chip Decoupling Capacitor Design on an 8-Bit Microcontroller to Reduce Simultaneous Switching Noise and Electromagnetic Radiated Emission(Electromagnetic Compatibility (EMC)) , 2003 .

[16]  Jun So Pak,et al.  3GHz through-hole signal via model considering power/ground plane resonance coupling and via neck effect , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..

[17]  Joungho Kim,et al.  Significant reduction of power/ground inductive impedance and simultaneous switching noise by using embedded film capacitor , 2003, Electrical Performance of Electrical Packaging (IEEE Cat. No. 03TH8710).

[18]  F. Guinjoan,et al.  Optimized design of MOS capacitors in standard CMOS technology and evaluation of their Equivalent Series Resistance for power applications , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[19]  Joungho Kim,et al.  High dielectric constant thin film EBG power/ground network for broad-band suppression of SSN and radiated emissions , 2005 .