论文信息 - Architecture and circuit techniques for a reconfigurable memory block

Architecture and circuit techniques for a reconfigurable memory block

A 2 kB reconfigurable SRAM block, using self-timed, pulse-mode circuits capable of emulating a portion of a cache or a streaming FIFO is realized in a 1.8 V 0.18 /spl mu/m CMOS process and operates at 1.1 GHz (10F04 cycle). The additional logic needed for reconfigurability consumes 26% of the total power and 32% of the total area.

[1] William J. Dally,et al. Smart Memories: a modular reconfigurable architecture , 2000, ISCA '00.

[2] M.A. Horowitz,et al. Speed and power scaling of SRAM's , 2000, IEEE Journal of Solid-State Circuits.

[3] David A. Patterson,et al. Computer Architecture - A Quantitative Approach, 5th Edition , 1996 .

[4] Rajiv V. Joshi,et al. A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture , 1991 .

[5] Ron Ho,et al. Applications of on-chip samplers for test and measurement of integrated circuits , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[6] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .