Energy profiler for hardware/software co-design

The increasing popularity of low power computing drives the need for increasing battery life-time by power-optimizing application programs. This requires a tool capable of providing a system-level energy model. We present a methodology for simulating and profiling energy consumed by software applications running on computing systems. The uniqueness of our framework lies in its ability to capture at a fine granularity, power behavior of the software executing on the system as well as of each of the hardware components in the system and its applicability to a wide variety of computing systems. We demonstrate our work on a real world platform, the Itsy, a handheld computer developed by Compaq's Western Research Labs.

[1]  Sarma B. K. Vrudhula,et al.  An Analytical High-Level Battery Model for Use in Energy Management of Portable Electronic Systems , 2001, ICCAD.

[2]  Joel F. Bartlett,et al.  The Itsy Pocket Computer , 2000 .

[3]  Luca Benini,et al.  System-level power estimation and optimization , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[4]  Luca Benini,et al.  Source code optimization and profiling of energy consumption in embedded systems , 2000, ISSS '00.

[5]  J. Frenkil.  Issues and directions in low power design tools: an industrial perspective , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[6]  Frank Vahid,et al.  Platune: a tuning framework for system-on-a-chip platforms , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  R. Tjarnstrom.  Power dissipation estimate by switch level simulation (CMOS circuits) , 1989, IEEE International Symposium on Circuits and Systems,.

[8]  Sung-Mo Kang.  Accurate simulation of power dissipation in VLSI circuits , 1986 .

[9]  A. Sinha,et al.  JouleTrack-a Web based tool for software energy profiling , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[10]  Sharad Malik,et al.  Instruction level power analysis and optimization of software , 1996, Proceedings of 9th International Conference on VLSI Design.

[11]  Dr. Rainer Leupers.  LANCE : A C Compiler Platform for Embedded Processors , .

[12]  Jörg Henkel,et al.  Instruction-based system-level power evaluation of system-on-a-chip peripheral cores , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[13]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[14]  Mary Jane Irwin,et al.  Instruction level power profiling , 1996, 1996 IEEE International Conference on Acoustics, Speech, and Signal Processing Conference Proceedings.

[15]  Marc A. Viredaz.  The Itsy Pocket Computer Version 1.5: User's Manual , 1999 .

[16]  Jeffry T. Russell,et al.  Software power estimation and optimization for high performance, 32-bit embedded processors , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[17]  Jörg Henkel,et al.  Instruction-based system-level power evaluation of system-on-a-chip peripheral cores , 2000, ISSS '00.