3D Semicircular Flash Memory Cell: Novel Split-Gate Technology to Boost Bit Density
暂无分享,去创建一个
M. Kondo | T. Ogura | F. Arai | T. Kurusu | Y. Arayashiki | M. Fujiwara | F. Arai | Y. Arayashiki | M. Fujiwara | T. Kurusu | T. Ishikawa | K. Hirayama | Y. Koyama | S. Kashiyama | W. Cai | Y. Goki | K. Sawa | D. Ikeno | M. Nishikawa | T. Morooka | Y. Uchiyama | N. Ohtani | S. Nagashima | T. Kato | N. Fukuda | N. Kariya | Y. Shimada | T. Ogura | Y. Shimada | M. Kondo | W. Cai | K. Sawa | N. Ohtani | T. Ishikawa | K. Hirayama | Y. Koyama | S. Kashiyama | Y. Goki | D. Ikeno | M. Nishikawa | T. Morooka | Y. Uchiyama | S. Nagashima | T. Kato | N. Fukuda | N. Kariya
[1] Hiroshi Nakamura,et al. 13.5 A 512Gb 3-bit/Cell 3D Flash Memory on 128-Wordline-Layer with 132MB/s Write Performance Featuring Circuit-Under-Array Technology , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).
[2] Chih-Yuan Lu,et al. Advantage of Extremely-thin Body (Tsi~3nm) Device to Boost the Memory Window for 3D NAND Flash , 2019, 2019 Symposium on VLSI Technology.
[3] A. Mauri,et al. Semi-Analytical Model for the Transient Operation of Gate-All-Around Charge-Trap Memories , 2011, IEEE Transactions on Electron Devices.
[4] Y. Iwata,et al. Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory , 2007, 2007 IEEE Symposium on VLSI Technology.
[5] Chilhee Chung,et al. Intrinsic fluctuations in Vertical NAND flash memories , 2012, 2012 Symposium on VLSI Technology (VLSIT).
[6] Eun-seok Choi,et al. Device considerations for high density and highly reliable 3D NAND flash cell in near future , 2012, 2012 International Electron Devices Meeting.
[7] SungJoo Hong,et al. Modeling and optimization of the chip level program disturbance of 3D NAND Flash memory , 2013, 2013 5th IEEE International Memory Workshop.