Exploring the feasibility of selective hardening for combinational logic

Abstract In this work we introduce a cost-aware methodology for selective hardening of combinational logic cells, which provides a list of the most effective candidates for hardening. Two heuristics are proposed in order to define when selective hardening becomes unfeasible. The methodology and the heuristics are applied to a set of benchmark circuits using costs extracted from an actual standard cell library. The results then show that both heuristics might be appropriate for different scenarios.

[1]  John P. Hayes,et al.  Modeling and Mitigating Transient Errors in Logic Circuits , 2011, IEEE Transactions on Dependable and Secure Computing.

[2]  Pedro Reviriego,et al.  A fast and efficient technique to apply Selective TMR through optimization , 2011, Microelectron. Reliab..

[3]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[4]  Lirida A. B. Naviner,et al.  An efficient tool for reliability improvement based on TMR , 2010, Microelectron. Reliab..

[5]  Denis Teixeira Franco,et al.  Signal probability for reliability evaluation of logic circuits , 2008, Microelectron. Reliab..

[6]  Kartik Mohanram,et al.  Cost-effective radiation hardening technique for combinational logic , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[7]  Samuel Nascimento Pagliarini,et al.  Selective hardening methodology for combinational logic , 2012, 2012 13th Latin American Test Workshop (LATW).

[8]  M. Nicolaidis,et al.  Design for soft error mitigation , 2005, IEEE Transactions on Device and Materials Reliability.

[9]  John P. Hayes,et al.  Selective Hardening: Toward Cost-Effective Error Tolerance , 2011, IEEE Design & Test of Computers.

[10]  Sudhakar M. Reddy,et al.  Scalable Calculation of Logical Masking Effects for Selective Hardening Against Soft Errors , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[11]  Lirida A. B. Naviner,et al.  Progressive module redundancy for fault-tolerant designs in nanoelectronics , 2011, Microelectron. Reliab..