Convex Channel Design for Improved Capacitorless DRAM Retention Time

A convex channel surface with Si0.8Ge0.2 is proposed to enhance the retention time of a capacitorless DRAM Generation 2 type of capacitorless DRAM cell. This structure provides a physical well together with an electrostatic barrier to more effectively store holes and thereby achieve larger sensing margin as well as retention time. The advantages of this new cell design as compared with the planar cell design are assessed via two- dimensional device simulations. The results indicate that the convex heterojunction channel design is very promising for future capacitorless DRAM.

[1]  Tsu-Jae King,et al.  A capacitorless double gate DRAM technology for sub-100-nm embedded and stand-alone memory applications , 2003 .

[2]  Chenming Hu,et al.  A capacitorless DRAM cell on SOI substrate , 1993, Proceedings of IEEE International Electron Devices Meeting.

[3]  Jin-Woo Han,et al.  Energy band engineered unified-RAM (URAM) for multi-functioning 1T-DRAM and NVM , 2008, 2008 IEEE International Electron Devices Meeting.

[4]  S. Okhonin,et al.  New Generation of Z-RAM , 2007, 2007 IEEE International Electron Devices Meeting.

[5]  Hyungcheol Shin,et al.  A New Capacitorless 1T DRAM Cell: Surrounding Gate MOSFET With Vertical Channel (SGVC Cell) , 2007, IEEE Transactions on Nanotechnology.

[6]  T. Skotnicki,et al.  A capacitor-less DRAM cell on 75nm gate length, 16nm thin fully depleted SOI device for high density embedded memories , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..