Drive Strength and LVCMOS Based Dynamic Power Reduction of ALU on FPGA

In this paper, we achieve 35.9% dynamic power reduction and 36.11% dynamic current reduction by shfting drive strength from 24mA to 2mA on LVCMOS25 when 2.5 V is output driver supply voltage. and 1.0V is input supply voltage. we achieve 30% dynamic power reduction and 21.7% dynamic current reduction by shfting drive strength from 24mA to 2mA on LVCMOS12 when 1.2V is output driver supply voltage. and 1.0V is input supply voltage. Virtex-6 XC6VLX75TFF484-1 FPGA device family is used to verify drive strength based dynamic power and current reduction. The ALU designed using Verilog HDL coding, implemented using Xilinx Integrated Software Environment (ISE) and validated using iSim, XPower, iMPACT and ChipScope. Dynamic power and dynamic current both are directly proportional to drive strength is our another observation. In view of power consumption, DCI is highest power consumer in between all used IO Standard in virtex-6 FPGA and LVCMOS is the best IO standard in term of power consumption. 

[1]  Juan Suardíaz Muro,et al.  Rapid prototyping of a self-timed ALU with FPGAs , 2005, 2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig'05).

[2]  Tae Won Cho,et al.  A design of low power 16-b ALU , 1999, Proceedings of IEEE. IEEE Region 10 Conference. TENCON 99. 'Multimedia Technology for Asia-Pacific Information Infrastructure' (Cat. No.99CH37030).

[3]  B. U. V. Prashanth,et al.  Design & implementation of floating point ALU on a FPGA processor , 2012, 2012 International Conference on Computing, Electronics and Electrical Technologies (ICCEET).

[4]  Manisha Pattanaik,et al.  Performance Analysis of 90nm Look Up Table (LUT) for Low Power Application , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.

[5]  E. Boemo,et al.  Clock gating and clock enable for FPGA power reduction , 2012, 2012 VIII Southern Conference on Programmable Logic.

[6]  Manisha Pattanaik,et al.  Mapping Based Low Power Arithmetic and Logic Unit Design with Efficient HDL Coding , 2013 .

[7]  Manisha Pattanaik,et al.  Analysis of 8T SRAM Cell at Various Process Corners at 65 nm Process Technology , 2011, Circuits Syst..