Design and development of the first single-chip full-duplex OC48 traffic manager and ATM SAR SoC

A consistent, fully hierarchical design methodology and design techniques developed to create the first single-chip full-duplex OC48 traffic manager and ATM SAR (segmentation and reassembly) IC are presented. The IC achieves a sustained throughput of 5 Gbps for 1 M simultaneous SAR flows. /spl sim/78 M transistors are integrated in a 0.15 /spl mu/m CMOS 8-metal process. Functional and electrical design requirements were achieved with the first silicon.

[1]  S. Nassif,et al.  Delay variability: sources, impacts and trends , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[2]  R. Mcpherson,et al.  260 Mb/s mixed-signal single-chip integrated system electronics for magnetic hard disk drives , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[3]  Min Li,et al.  A 150 MHz graphics rendering processor with 256 Mb embedded DRAM , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[4]  Tadashi Matsumoto,et al.  9.6 A 150MHz Graphics Rendering Processor with 256Mb Embedded DRAM , 2001 .