Some Improved Designs for the Digital Summation Threshold Logic (DSTL) Gate