Transport-Triggering versus Operation-Triggering

Transport-triggered architectures are a new class of architectures that provide more scheduling freedom and have unique compiler optimizations. This paper reports experiments that quantify the advantages of transport-triggered architectures with respect to traditional operation-triggered architectures.

[1]  Alfred V. Aho,et al.  Compilers: Principles, Techniques, and Tools , 1986, Addison-Wesley series in computer science / World student series edition.

[2]  David W. Wall,et al.  Limits of instruction-level parallelism , 1991, ASPLOS IV.

[3]  Burton J. Smith,et al.  A processor architecture for Horizon , 1988, Proceedings. SUPERCOMPUTING '88.

[4]  Joseph A. Fisher,et al.  Trace Scheduling: A Technique for Global Microcode Compaction , 1981, IEEE Transactions on Computers.

[5]  Kevin B. Theobald,et al.  On the limits of program parallelism and its smoothability , 1992, MICRO 1992.

[6]  Ken Kennedy,et al.  Conversion of control dependence to data dependence , 1983, POPL '83.

[7]  William M. Johnson,et al.  Super-scalar processor design , 1989 .

[8]  Scott Mahlke,et al.  Effective compiler support for predicated execution using the hyperblock , 1992, MICRO 1992.

[9]  Henk Corporaal,et al.  MOVE: a framework for high-performance processor design , 1991, Proceedings of the 1991 ACM/IEEE Conference on Supercomputing (Supercomputing '91).

[10]  Henk Corporaal,et al.  Comparing Software Pipelining for an Operation-Triggered and a Tarnsport-Triggered Architecture , 1992, CC.

[11]  Henk Corporaal,et al.  Software pipelining for transport-triggered architectures , 1991, MICRO 24.

[12]  Edward S. Davidson,et al.  Highly concurrent scalar processing , 1986, ISCA 1986.

[13]  Michael Rodeh,et al.  Global instruction scheduling for superscalar machines , 1991, PLDI '91.