Comparison of ionizing radiation effects in 0.18 and 0.25 /spl mu/m CMOS technologies for analog applications

We present a comparative study of ionizing radiation effects in 0.18 and 0.25 /spl mu/m CMOS transistors, with the goal of evaluating the impact of device scaling in the design of low-noise rad-hard analog circuits. Device parameters were monitored before and after irradiation with 10 keV X-rays and /sup 60/Co /spl gamma/-rays and after subsequent annealing. The effects of different biasing conditions during irradiation and annealing are discussed. The results are used to point out the different radiation hardness properties of the examined technologies, belonging to different CMOS generations.

[1]  Massimo Manghisoni,et al.  Radiation hardness perspectives for the design of analog detector readout circuits in the 0.18-/spl mu/m CMOS generation , 2002 .

[2]  Daniel M. Fleetwood,et al.  1/f noise in n- and p-channel MOS devices through irradiation and annealing , 1991 .

[3]  D. Fleetwood,et al.  1/f noise and radiation effects in MOS devices , 1994 .

[4]  T. P. Ma,et al.  Ionizing radiation effects in MOS devices and circuits , 1989 .

[5]  Massimo Manghisoni,et al.  Resolution limits achievable with CMOS front-end in X- and γ-ray analysis with semiconductor detectors , 2003 .

[6]  Federico Faccio,et al.  Noise characterization of a CMOS technology for the LHC experiments , 2001 .

[7]  P. F. Manfredi,et al.  Front-end electronics for pixel sensors , 2001 .

[8]  Willy Sansen,et al.  Layout techniques to enhance the radiation tolerance of standard CMOS technologies demonstrated on a pixel detector readout chip , 2000 .

[9]  peixiong zhao,et al.  Unified model of hole trapping, 1/f noise, and thermally stimulated current in MOS devices , 2002 .

[10]  Cor Claeys,et al.  On the flicker noise in submicron silicon MOSFETs , 1999 .

[11]  Kenneth R. Laker,et al.  Design of analog integrated circuits and systems , 1994 .

[12]  Federico Faccio,et al.  Total dose and Single Event Effects (SEE) in a 0.25 µm CMOS technology , 1998 .

[13]  R. J. Yarema,et al.  FPIX2: a radiation-hard pixel readout chip for BTeV , 2001 .

[14]  Francesco Svelto,et al.  Experimental studies of the noise properties of a deep submicron CMOS process , 2001 .

[15]  Massimo Manghisoni,et al.  Submicron CMOS technologies for low-noise analog front-end circuits , 2002 .

[16]  P. R. Karlsson,et al.  An efficient parameter extraction algorithm for MOS transistor models , 1992 .