A Hardware Acceleration Platform for Digital Holographic Imaging

This paper presents a hardware acceleration platform for image reconstruction in digital holographic imaging. The hardware accelerator executes a computationally demanding reconstruction algorithm which transforms an interference pattern captured on a digital image sensor into visible images. Focus in this work is to maximize computational efficiency, and to minimize the external memory transfer overhead, as well as required internal buffering. The paper presents an efficient processing datapath with a fast transpose unit and an interleaved memory storage scheme. The proposed architecture results in a speedup with a factor 3 compared with the traditional column/row approach for calculating the two-dimensional FFT. Memory sharing between the computational units reduces the on-chip memory requirements with over 50%. The custom hardware accelerator, extended with a microprocessor and a memory controller, has been implemented on a custom designed FPGA platform and integrated in a holographic microscope to reconstruct images. The proposed architecture targeting a 0.13 µm CMOS standard cell library achieves real-time image reconstruction with 20 frames per second.

[1]  Jiri Gaisler.  A portable and fault-tolerant microprocessor based on the SPARC v8 architecture , 2002, Proceedings International Conference on Dependable Systems and Networks.

[2]  Emil Wolf,et al.  Principles of Optics: Contents , 1999 .

[3]  R. Engelbrecht,et al.  DIGEST of TECHNICAL PAPERS , 1959 .

[4]  Shousheng He,et al.  Designing pipeline FFT processor for OFDM (de)modulation , 1998, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167).

[5]  Koji Kotani,et al.  A small-area high performance 512-point 2-dimensional FFT single-chip processor , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[6]  Sally A. McKee,et al.  Smarter Memory: Improving Bandwidth for Streamed References , 1998, Computer.

[7]  Earl E. Swartzlander,et al.  Computer Arithmetic , 1980 .

[8]  Thomas S. Huang,et al.  Digital Holography , 2003 .

[9]  W Xu,et al.  Digital in-line holography for biological applications , 2001, Proceedings of the National Academy of Sciences of the United States of America.

[10]  C. Joanblanq,et al.  A fast single-chip implementation of 8192 complex point FFT , 1995 .

[11]  L. Soyer,et al.  0.5-/spl mu/m CMOS circuits for demodulation and decoding of an OFDM-based digital TV signal conforming to the European DVB-T standard , 1998 .

[12]  E. Brigham,et al.  The fast Fourier transform and its applications , 1988 .

[13]  G. Troster,et al.  A high precision 1024-point FFT processor for 2D convolution , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[14]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[15]  Thomas Lenart,et al.  High resolution digital transmission microscopy : a Fourier holography approach , 2004 .

[16]  Viktor Öwall,et al.  Architectures for Dynamic Data Scaling in 2/4/8K Pipeline FFT Cores , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  R. Mittra,et al.  Digital and optical reconstruction of images from suboptical diffraction patterns. , 1974, Applied optics.

[18]  P. Nilsson,et al.  Reduced transceiver-delay for OFDM systems , 2004, 2004 IEEE 59th Vehicular Technology Conference. VTC 2004-Spring (IEEE Cat. No.04CH37514).

[19]  Abbes Amira,et al.  A reconfigurable coprocessor for high-resolution image filtering in real time , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.