A 90-MS/s 11-MHz-Bandwidth 62-dB SNDR Noise-Shaping SAR ADC

Although charge-redistribution successive approximation (SAR) ADCs are highly efficient, comparator noise and other effects limit the most efficient operation to below 10-b ENOB. This work introduces an oversampling, noise-shaping SAR ADC architecture that achieves 10-b ENOB with an 8-b SAR DAC array. A noise-shaping scheme shapes both comparator noise and quantization noise, thereby decoupling comparator noise from ADC performance. The loop filter is comprised of a cascade of a two-tap charge-domain FIR filter and an integrator to achieve good noise shaping even with a low-quality integrator. The prototype ADC is fabricated in 65-nm CMOS and occupies a core area of 0.03 mm2. Operating at 90 MS/s, it consumes 806 μW from a 1.2-V supply.

[1]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[2]  Pierluigi Nuzzo,et al.  Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Daehwa Paik,et al.  A low-noise self-calibrating dynamic comparator for high-speed ADCs , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[4]  Sanroku Tsukamoto,et al.  Split capacitor DAC mismatch calibration in successive approximation ADC , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[5]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[6]  Chung-Ming Huang,et al.  A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[7]  Sun Hang Cho,et al.  nth-order multi-bit ΣΔ ADC using SAR quantiser , 2010 .

[8]  Chung-Ming Huang,et al.  A 1V 11fJ/conversion-step 10bit 10MS/s asynchronous SAR ADC in 0.18µm CMOS , 2010, 2010 Symposium on VLSI Circuits.

[9]  Sanroku Tsukamoto,et al.  A 10-b 50-MS/s 820- $\mu $W SAR ADC With On-Chip Digital Calibration , 2010, IEEE Transactions on Biomedical Circuits and Systems.

[10]  Eric A. M. Klumperink,et al.  A 10-bit Charge-Redistribution ADC Consuming 1.9 $\mu$W at 1 MS/s , 2010, IEEE Journal of Solid-State Circuits.

[11]  Sanroku Tsukamoto,et al.  A 10b 50MS/s 820µW SAR ADC with on-chip digital calibration , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[12]  Tadahiro Kuroda,et al.  A 0.5V 1.1MS/sec 6.3fJ/conversion-step SAR-ADC with tri-level comparator in 40nm CMOS , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[13]  Anantha Chandrakasan,et al.  A resolution-reconfigurable 5-to-10b 0.4-to-1V power scalable SAR ADC , 2011, 2011 IEEE International Solid-State Circuits Conference.

[14]  Tadahiro Kuroda,et al.  A 0.5 V 1.1 MS/sec 6.3 fJ/Conversion-Step SAR-ADC With Tri-Level Comparator in 40 nm CMOS , 2012, IEEE Journal of Solid-State Circuits.