Memristive Crossbar Memory Lifetime Evaluation and Reconfiguration Strategies

Among the emerging technologies and devices for highly scalable and low power memory architectures, memristors are considered as one of the most favorable alternatives for next generation memory technologies. They are attracting great attention recently, due to their many appealing characteristics such as non-volatility and compatibility with CMOS fabrication process. But beside all memristor advantages, their drawbacks including manufacturing process variability and limited read/write endurance, could risk their future utilization. This paper will evaluate the impact of reliability concerns in lifetime of memristive crossbars and will present the design basis of two proposed reconfiguration approaches in memristive crossbar-based memories, in order to extend the system lifetime by utilizing available resources in an intense way and without need of failure recovery. It is observed that the adaptive reconfiguring approach can improve the crossbar reliability and extend its lifetime up to 65 percent in comparison with non-adaptive reconfiguration strategy.

[1]  L. Goux,et al.  Intrinsic switching variability in HfO2 RRAM , 2013, 2013 5th IEEE International Memory Workshop.

[2]  S. Ambrogio,et al.  Understanding switching variability and random telegraph noise in resistive RAM , 2013, 2013 IEEE International Electron Devices Meeting.

[3]  Alessandro Calderoni,et al.  Voltage-Controlled Cycling Endurance of HfOx-Based Resistive-Switching Memory , 2015, IEEE Transactions on Electron Devices.

[4]  Meng-Fan Chang,et al.  Fast-Write Resistive RAM (RRAM) for Embedded Applications , 2011, IEEE Design & Test of Computers.

[5]  An Chen,et al.  Variability of resistive switching memories and its impact on crossbar array performance , 2011, 2011 International Reliability Physics Symposium.

[6]  C.M. Jeffery,et al.  Hierarchical fault tolerance for nanoscale memories , 2006, IEEE Transactions on Nanotechnology.

[7]  G. Lo,et al.  Analytic model of endurance degradation and its practical applications for operation scheme optimization in metal oxide based RRAM , 2013, 2013 IEEE International Electron Devices Meeting.

[8]  Peng Li,et al.  Dynamical Properties and Design Analysis for Nonvolatile Memristor Memories , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Antonio Rubio,et al.  Reliability challenges in design of memristive memories , 2014, 2014 5th European Workshop on CMOS Variability (VARI).

[10]  Ajay Joshi,et al.  Design and Optimization of Nonvolatile Multibit 1T1R Resistive RAM , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Leon O. Chua.  Resistance switching memories are memristors , 2011 .

[12]  Shimeng Yu,et al.  Metal–Oxide RRAM , 2012, Proceedings of the IEEE.

[13]  G. Bersuker,et al.  AC Variability and Endurance Measurement Technique for Resistive Switching Memories , 2014, IEEE Transactions on Device and Materials Reliability.

[14]  Lei Wang,et al.  Overview of emerging memristor families from resistive memristor to spintronic memristor , 2015, Journal of Materials Science: Materials in Electronics.

[15]  J. Yang,et al.  Switching dynamics in titanium dioxide memristive devices , 2009 .

[16]  Yoon-Hwa Choi,et al.  A defect-tolerant memory architecture for molecular electronics , 2004 .

[17]  L. Chua.  Memristor-The missing circuit element , 1971 .

[18]  Shimeng Yu,et al.  Recent progress of resistive switching random access memory (RRAM) , 2012, 2012 IEEE Silicon Nanoelectronics Workshop (SNW).

[19]  E. Vianello,et al.  28nm advanced CMOS resistive RAM solution as embedded non-volatile memory , 2014, 2014 IEEE International Reliability Physics Symposium.

[20]  Antonio Rubio,et al.  Analysis and design of an adaptive proactive reconfiguration approach for memristive crossbar memories , 2015, Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15).