Detection probabilities of interconnect breaks: an analysis

An interconnect break is a break that occurs in the interconnect wiring, resulting in logic gate inputs being disconnected from the drivers and causing the wire to float. Interconnect breaks are the most common types of breaks in modern CMOS integrated circuits, so testing and detecting these breaks has become very important. This paper proposes a model by which standard tests for stuck-at-faults can be used to detect interconnect breaks in a circuit. This paper presents a worst-case analysis of the detection of these breaks and calculate the minimum number of test vectors required to detect breaks with a specified confidence level, using n-detection principles. To enhance the understanding of the breaks in the circuit, we present a statistical model based on the length distribution of the wires surrounding the floating wire where the break occurs. From the model we compute the detection probabilities of such breaks and show that the worst case of detection is when the bias voltage is the same as the logic threshold voltage.

[1]  Irith Pomeranz,et al.  On n-detection test sequences for synchronous sequential circuits , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[2]  Kenneth M. Thompson.  Intel and the Myths of Test , 1996, IEEE Des. Test Comput..

[3]  Sheldon M. Ross,et al.  Introduction to Probability Models (4th ed.). , 1990 .

[4]  Dirk Stroobandt,et al.  A Priori Wire Length Estimates for Digital Design , 2001 .

[5]  Antonio Rubio,et al.  Electrical model of the floating gate defect in CMOS ICs: implications on IDDQ testing , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Jan M. Van Campenhout,et al.  An Accurate Interconnection Length Estimation for Computer Logic , 1996, Great Lakes Symposium on VLSI.

[7]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[8]  Haluk Konuk.  TESTING FOR OPENS IN DIGITAL CMOS CIRCUITS (Ph.D. Thesis) , 1996 .

[9]  Edward J. McCluskey,et al.  An experimental chip to evaluate test techniques experiment results , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[10]  Sheldon M. Ross,et al.  Introduction to probability models , 1975 .

[11]  M. Renovell,et al.  Topology dependence of floating gate faults in MOS integrated circuits , 1986 .

[12]  Shalini Ghosh,et al.  Estimating detection probability of interconnect opens using stuck-at tests , 2004, GLSVLSI '04.

[13]  Michel Renovell,et al.  Electrical analysis and modeling of floating-gate fault , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Wojciech Maly,et al.  Testing oriented analysis of CMOS ICs with opens , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[15]  Sheldon M. Ross,et al.  Introduction to Probability Models, Eighth Edition , 1972 .

[16]  F. Joel Ferguson,et al.  Sandia National Labs , 2022 .

[17]  Jochen A. G. Jess,et al.  Probability analysis for CMOS floating gate faults , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[18]  W. Donath.  Wire length distribution for placements of computer logic , 1981 .

[19]  Haluk Konuk,et al.  Testing for Opens in Digital CMOS Circuits , 1996 .

[20]  Wojciech Maly,et al.  Modeling of Lithography Related Yield Losses for CAD of VLSI Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  Charles F. Hawkins,et al.  THE BEHAVIOR AND TESTING IMPLICATIONS OF CMOS IC LOGIC GATE OPEN CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[22]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .