LC Voltage Controlled Oscillators design using MHS SCMOS3 0.5µm process
暂无分享,去创建一个
This paper deals with the design of an LC Voltage Controlled Oscillators using MHS SCMOS3 0.5 µm process. A sizing method is proposed to meet the WiFi and Bluetooth standards requirement. The layout of the circuit with CADENCE environment has been accomplished. Based on this layout, post layout simulations were performed and circuit improvement has been proposed in order to overcome parasites drawback.
[1] A. Hajimiri,et al. Design issues in CMOS differential LC oscillators , 1999, IEEE J. Solid State Circuits.
[2] Ali Hajimiri,et al. A general theory of phase noise in electrical oscillators , 1998 .
[3] Stephen P. Boyd,et al. Optimization of inductor circuits via geometric programming , 1999, DAC '99.