This paper presents a high throughput and energy-efficient retina inspired tone mapping processor. Several hardware design techniques have been proposed to achieve high throughput and high energy efficiency, including data partition based parallel processing with S-shape sliding, adjacent frame feature sharing, multi-layer convolution pipelining and convolution filter compression with zero skipping convolution. The proposed processor has been implemented on a Xilinx's Virtex7 FPGA for demonstration. It is able to achieve a throughput of 189 frames per second for 1024*768 RGB images with 819 mW. Compared with several state-of-the-art tone mapping processors, the proposed processor achieves higher throughput and energy efficiency. It is suitable for high-speed and energy-constrained video enhancement applications such as autonomous vehicle and drone monitoring.
[1]
Alain Horé,et al.
An FPGA implementation of a tone mapping algorithm with a halo-reducing filter
,
2016,
Journal of Real-Time Image Processing.
[2]
Yong-Jie Li,et al.
A Retina Inspired Model for High Dynamic Range Image Rendering
,
2016,
BICS.
[3]
Jie Yang,et al.
Local tone mapping algorithm and hardware implementation
,
2018
.
[4]
Pablo Martínez-Cañada,et al.
Real-time tone mapping on GPU and FPGA
,
2012,
EURASIP J. Image Video Process..