A flexible platform architecture for Gbps wireless communication

Reprogrammable radio platforms should not only offer flexibility and low power consumption but also conform to strict throughput and latency requirements mandated by the wireless standards. To achieve these challenging goals, we introduce a platform architecture that uses a decentralized control to minimize communication and control overhead while keeping timing predictable by using state-of-the-art components and a novel interconnect. We demonstrate three main achievements in running multiple wireless standards on our platform: 1.053Gbps 4×4 80MHz WLAN 802.11ac receiver data path meeting the SIFS timing with a latency of 12.5μs, dual concurrent 173Mbps 2×2 20MHz Cat-4 3GPP-LTE receiver and platform reconfiguration from WLAN 11n to 3GPP-LTE in 52μs. The main blocks from our versatile platform architecture are currently being prepared for tape-out.

[1]  Muhammad Imran Anwar,et al.  A software defined approach for common baseband processing , 2008, J. Syst. Archit..

[2]  Liesbet Van der Perre,et al.  SDR platform for 802.11n and 3-GPP LTE , 2010, 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.

[3]  Liesbet Van der Perre,et al.  DART—a High Level Software-Defined Radio Platform Model for Developing the Run-Time Controller , 2012, J. Signal Process. Syst..

[4]  Dipankar Raychaudhuri,et al.  The WINLAB Network Centric Cognitive Radio Hardware Platform—WiNC2R , 2008, 2007 2nd International Conference on Cognitive Radio Oriented Wireless Networks and Communications.

[5]  Liesbet Van der Perre,et al.  Versatile sensing for mobile devices: cost, performance and hardware prototypes , 2011, CoRoNet '11.

[6]  Sharad Malik,et al.  Instruction level power analysis and optimization of software , 1996, J. VLSI Signal Process..

[7]  Liesbet Van der Perre,et al.  Unified C-programmable ASIP architecture for multi-standard Viterbi, Turbo and LDPC decoding , 2011 .

[8]  Liesbet Van der Perre,et al.  A multi-threaded coarse-grained array processor for wireless baseband , 2011, 2011 IEEE 9th Symposium on Application Specific Processors (SASP).

[9]  Min Li,et al.  Future Software-Defined Radio Platforms and Mapping Flows , 2010, IEEE Signal Processing Magazine.

[10]  Scott A. Mahlke,et al.  From SODA to scotch: The evolution of a wireless baseband processor , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.

[11]  Liesbet Van der Perre,et al.  Design of a Low Power Pre-synchronization ASIP for Multimode SDR Terminals , 2007, SAMOS.

[12]  J. Glossner,et al.  The sandbridge SB3011 SDR platform , 2006, Joint IST Workshop on Mobile Future, 2006 and the Symposium on Trends in Communications. SympoTIC '06..

[13]  V. Derudder,et al.  A 10.37 mm2 675 mW reconfigurable LDPC and Turbo encoder and decoder for 802.11n, 802.16e and 3GPP-LTE , 2010, 2010 Symposium on VLSI Circuits.

[14]  Ulrich Ramacher Software-Defined Radio Prospects for Multistandard Mobile Phones , 2007, Computer.

[15]  Jaeseok Kim,et al.  A Low-power and Low-complexity Baseband Processor for MIMO-OFDM WLAN Systems , 2012, J. Signal Process. Syst..

[16]  Kees van Berkel,et al.  Multi-core for mobile phones , 2009, DATE.

[17]  Christian Bernard,et al.  A 477mW NoC-based digital baseband for MIMO 4G SDR , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[18]  Sharad Malik,et al.  Instruction level power analysis and optimization of software , 1996, Proceedings of 9th International Conference on VLSI Design.

[19]  A. Burg,et al.  A 4-stream 802.11n baseband transceiver in 0.13 µm CMOS , 2009, 2009 Symposium on VLSI Circuits.