Techniques for Reducing the Number of Decisions and Backtracks in Combinational Test Generation

Combinational test pattern generation (TPG) is basically a search in a finite state space. In general, the search is performed in a branch-and-bound fashion. The branch-and-bound search builds a decision tree using two basic operations: decision making and backtracking. The size of the decision tree, and hence the efficiency of the branch-and-bound search, is directly dependent on the number of decisions made. This paper proposes a set of novel techniques for reducing the number of decisions and the size of the decision space. These techniques work directly on the maximum number of potential ways of justifying a given logical assignment. This maximum number is reduced by exploiting the properties of prime-and-irredundant covers. These same properties are also used to reduce the number of backtracks by implying a maximum number of necessary assignments. The reduction of the number of decisions and the identification of a maximum of necessary assignments make the proposed TPG method highly efficient as demonstrated by experimental results. This paper also proposes a novel combination of prime-and-irredundant cover extraction and transitive closure computation for a more efficient TPG process.

[1]  Vishwani D. Agrawal,et al.  A new model for computation of probabilistic testability in combinational circuits , 1989, Integr..

[2]  Tracy Larrabee,et al.  Test pattern generation using Boolean satisfiability , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  William A. Rogers,et al.  Search strategy switching: an alternative to increased backtracking , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[4]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[5]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[6]  Janusz Rajski,et al.  On necessary and nonconflicting assignments in algorithmic test pattern generation , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  R. P. Jacobi,et al.  Generating prime and irredundant covers for binary decision diagrams , 1992, [1992] Proceedings The European Conference on Design Automation.

[8]  T. Larrabee Efficient generation of test patterns using Boolean satisfiability , 1990 .

[9]  Sheldon B. Akers A Logic System for Fault Test Generation , 1976, IEEE Transactions on Computers.

[10]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[11]  Robert E. Tarjan,et al.  A Linear-Time Algorithm for Testing the Truth of Certain Quantified Boolean Formulas , 1979, Inf. Process. Lett..

[12]  Robert K. Brayton,et al.  Logic Minimization Algorithms for VLSI Synthesis , 1984, The Kluwer International Series in Engineering and Computer Science.

[13]  Gerald M. Masson,et al.  The Boolean Difference and Multiple Fault Analysis , 1975, IEEE Transactions on Computers.

[14]  Leendert M. Huisman,et al.  A small test generator for large designs , 1992, Proceedings International Test Conference 1992.

[15]  Mitsuo Teramoto A method for reducing the search space in test pattern generation , 1993, Proceedings of IEEE International Test Conference - (ITC).

[16]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.

[17]  Sheldon B. Akers,et al.  Binary Decision Diagrams , 1978, IEEE Transactions on Computers.

[18]  Michael H. Schulz,et al.  Improved deterministic test pattern generation with applications to redundancy identification , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  F. F. Sellers,et al.  Analyzing Errors with the Boolean Difference , 1968, IEEE Transactions on Computers.

[20]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[21]  Vishwani D. Agrawal,et al.  A transitive closure algorithm for test generation , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Hideo Fujiwara,et al.  On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.